

INDIAN INSTITUTE OF TECHNOLOGY KHARAGPUR

Signature of the Invigilator

Wed, Feb 19, 2020, 9-11am | Students: 145 | Venue: F116, F142, NR113, NR114, NR412

Answer ALL the questions. Do all rough work on on the blank page included in the questions paper. Answer on the question paper itself in the spaces provided. There may be more blank spaces than what are minimally needed to answer the questions.

- 1. Simplify the following functions
	- (a) $f(a,b,c,d) = \prod_{M} (3,6,8,9,10)$ [off-set] · \prod_{D} $(0,1,2,7)$ [don't care set] for 2-level product-of-sum (POS) realisation (negated literals permitted). 10

Consider the following sums:

 $d_1 = \sum(2,3,7,6) = (a+\bar{c}),$

 $d_2 = \sum(0, 1, 8, 9) = (b + c),$

 $d_3 = \sum(0, 2, 8, 10) = (b + d),$

 $f(a, b, c, d) = d_1 \cdot d_2 \cdot d_3$

(b) $f(a,b,c,d,e) = \sum_{m} (0,4,6,7,8,12,14,16,18,19,20,24,26,28)$ [on-set] + \sum_{D} $(2,3,10,15,22,23,27,30)$ [don't care set] for 2-level realisation using XOR and AND gates (negated literals permitted). 15

Consider the following cubes:

 $c_1 = \prod(0, 4, 8, 12, 16, 20, 24, 28) = \overline{d}\overline{e}$,

 $c_2 = \prod(2,3,6,7,10,11,14,15) = \bar{a}\bar{d}$,

 $c_2 = \prod(2,3,10,11,18,19,26,27) = \bar{c}d,$

Thus, $f(a, b, c, d, e) = c_1 ⊕ c_2 ⊕ c_3$

- 2. Let $X_n = \langle x_{n-1} \dots x_1 x_0 \rangle$ and $Y_n = \langle y_{n-1} \dots y_1 y_0 \rangle$ be two unsigned numbers of *n* bits with the rightmost bit as the LSB. Let the *LT*-comparison of *X* and *Y* be defined as: $f_n(X_n, Y_n) = \begin{cases} 1 & \text{if } X < Y_n \\ 0 & \text{otherwise} \end{cases}$ 0 otherwise
	- (a) Present a recursive definition of $f_n(X_n, Y_n)$ suitable for realisation using a network of gates. 5

 $f_1(\langle x_0 \rangle, \langle y_0 \rangle) = \bar{x}_0 y_0$

 $f_n(\langle x_{n-1} \ldots x_1 x_0 \rangle, \langle y_{n-1} \ldots y_1 y_0 \rangle)$ =

 $\bar{x}_{n-1}y_{n-1} + \bar{x}_{n-1}\bar{y}_{n-1}f_{n-1}(\langle x_{n-2} \ldots x_1x_0 \rangle, \langle y_{n-2} \ldots y_1y_0 \rangle)$

 $\bar{x}_{n-1}y_{n-1} + (\bar{x}_{n-1} + y_{n-1})f_{n-1}(\langle x_{n-2} \ldots x_1x_0 \rangle, \langle y_{n-2} \ldots y_1y_0 \rangle)$

(b) Based on the above recursive definition, design a circuit block for realising the *LT*-comparison of two bits (i.e. $f_1(X_1,Y_1)$) and other required (sub-)functions, so that it may be used to achieve *LT*-comparison of *m* bits; let this block be *S*. 5

 $l_i = \bar{x}_i y_i$

 $d_i = \bar{x}_i + y_i$

Gate network corresponding to above expressions

(c) Using the *S* circuit blocks, present a simple circuit to realise $f_n(X_n, Y_n)$, for arbitrary *n*, (additional glue logic may be used, as required, assume that *k*-input gates for $k \le 6$ are available). 10

Rippling comparator according to the expressions for 2b

(d) Let the delay of a gate (AND/OR/NAND/NOR) be ∆; derive the delay of the circuit designed above (in part 2c) to compute $f_n(X_n, Y_n)$ (disregard the cost accrued due to negated literals). 5

 $\mathcal{O}(n)$

(e) Using the outputs of *S*, develop a lookahead circuit block B_m (of constant delay) which may be used to compute $f_m(X_m, Y_m)$ for *m*-bit words. Later, B_m is to be used to compute $f_n(X_n, Y_n)$ (assume *n* is a multiple of *m*) with a delay of $\mathcal{O}(\lg_m n)$ (assume that AND/OR/NAND/NOR gates with $\mathcal{O}(m)$ inputs are available, i.e. *m* is relatively small). 10

 $L_m = l_{m-1} + d_{m-1}l_{m-2} + d_{m-1}d_{m-2}l_{m-3} + \ldots + d_{m-1}d_{m-2} \cdots d_1d_0L_{\text{in}}$

 $L_{\text{out}} = l_{m-1} + d_{m-1}l_{m-2} + d_{m-1}d_{m-2}l_{m-3} + \ldots + d_{m-1}d_{m-2} \cdots d_1l_0$

 $D_{\text{out}} = d_{m-1}d_{m-2}\cdots d_1d_0$

Same circuit structure as BCLA unit for 4 bits, taking $m = 4$

(f) What will the cost of this scheme, B_m for $m = 4$ in the number of gates (disregard the cost accrued due to negated literals)?

 $\text{cost} = 14+9+5+2+9+3 = 42$, according to the terms below $L_3 = l_3 + d_3l_2 + d_3d_2l_1 + d_3d_2d_1l_0 + d_3d_2d_1d_0L_{in}$ $L_2 = l_2 + d_2l_1 + d_2d_1l_0 + d_2d_1d_0L_{\text{in}}$; $L_1 = l_1 + d_1l_0 + d_1d_0L_{\text{in}}$; $L_0 = l_0 + d_0L_{\text{in}}$ $L_{\text{out}} = l_3 + d_3l_2 + d_3d_2l_1 + d_3d_2d_1l_0$

 $D_{\text{out}} = d_3 d_2 d_1 d_0$

(g) Using the scheme B_m for *m*-bit words, present a circuit for computing f_{m^2} efficiently (so that the circuit has constant $(\propto \lg_m m^2)$ delay assuming that AND/OR/NAND/NOR gates with $\mathcal{O}(m)$ inputs are available, i.e. *m* is relatively small); you may instantiate the design for $m = 4$. 5

Same circuit structure as BCLA for 16 bits, taking $m = 4$

3. Prove the following (for Boolean operators, variables and functions):

4. Simplify $f(w, x, y, z) = \sum_{m} (2, 6, 8, 9, 10, 11, 14, 15)$ using the QM method Final solution: $\frac{m}{6}$

$f = w\bar{x} + wy + y\bar{z}$

Present the working below: 9

14 1 1 1 0

 $f = wy + w\bar{x} + y\bar{z}$