Memory Access Coalescing

Soumyajit Dey, Assistant Professor, CSE, IIT Kharagpur

March 16, 2022



Recap: Memory Spaces




Figure: Global Memory Accesses



Access Scopes




Figure: Types of Memory Accesses



Memory Access Types

Latency of accesses differ for different memory spaces

- Global Memory (accessible by all threads) is the slowest
- ► Shared Memory (accessible by threads in a block) is very fast.
- Registers (accessible by one thread) is the fastest.



Warp Requests to Memory

- The GPU coalesces global memory loads and stores requested by a warp of threads into global memory transactions.
- A warp typically requests 32 aligned 4 byte words in one global memory transaction.
- Reducing number of global memory transactions by warps is one of the keys for optimizing execution time
- ▶ Efficient memory access expressions must be designed by the user for the same.






tid	0	1	2	3	4	5	6	7
-----	---	---	---	---	---	---	---	---

```
__global__ void memory_access(float* a)
{
    int tid= blockDim.x * blockIdx.x + threadIdx.x;
    a[tid] = a[tid] + 1;
}
```


	A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]	A[7]
global	A[8]	A[9]	A[10]	A[11]	A[12]	A[13]	A[14]	A[15]
memory	A[16]	A[17]	A[18]	A[19]	A[20]	A[21]	A[22]	A[23]
	A[24]	A[25]	A[26]	A[27]	A[28]	A[29]	A[30]	A[31]
















}









memory

A[16] A[17] A[18] A[19] A[20] A[21] A[22] A[23]

A[24] A[25] A[26] A[27] A[28] A[29]

warp 0

tid	0	1	2	3	4	5	6	7
-----	---	---	---	---	---	---	---	---

A[3] A[4] A[5] A[6] A[7]

A[11] A[12] A[13] A[14] A[15]



}

A[30] A[31]

```
    tid
    0
    1
    2

    __global__ void offset_access(float* a, int s)
    {
    A(0)
    A(1)
    A(2)

    int tid= blockDim.x * blockIdx.x + threadIdx.x;
    A(0)
    A(1)
    A(2)

    a[tid+s] = a[tid+s] + 1;
    global
    Misaligned offset access: s=1
    Misaligned in the second secon
```

2 global memory transactions for read 2 global memory transactions for write

A[2] A[6] A[7] A[3] A[10] A[11] A[12] A[13] A[14] A[15] A[19] A[20] A[21] A[18] A[22] A[23] A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31]

warp 0

3 4

5

6 7



Memory Access Coalescing

```
___global___ void offset_access(float* a, int s)
{
int tid= blockDim.x * blockIdx.x + threadIdx.x;
a[tid+s] = a[tid+s] + 1;
}
Misaligned offset access: s=1
```

tid

2 global memory transactions for read 2 global memory transactions for write

	A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]	A[7]
al	A[8]	A[9]	A[10]	A[11]	A[12]	A[13]	A[14]	A[15]
ory	A[16]	A[17]	A[18]	A[19]	A[20]	A[21]	A[22]	A[23]
	A[24]	A[25]	A[26]	A[27]	A[28]	A[29]	A[30]	A[31]



11

12 13 14

9 10

8



15

```
__global__ void offset_access(float* a, int s)
  int tid= blockDim.x * blockIdx.x + threadIdx.x:
  a[tid+s] = a[tid+s] + 1;
}
                                                   glot
                                                  mem
```

```
Aligned offset access: s=8
```


1 global memory transaction for read 1 global memory transaction for write

	A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]	A[7]
bal	A[8]	A[9]	A[10]	A[11]	A[12]	A[13]	A[14]	A[15]
nory	A[16]	A[17]	A[18]	A[19]	A[20]	A[21]	A[22]	A[23]
	A[24]	A[25]	A[26]	A[27]	A[28]	A[29]	A[30]	A[31]

warp 0

tid

0 1 2 3 4



5

6 7






tid 0 1 2 3	4 5 6 7
-------------	---------

```
__global__ void strided_access(float* a, int s)
{
    int tid= blockDim.x * blockIdx.x + threadIdx.x;
    a[tid*s] = a[tid*s] + 1;
}
```

;	A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]	A[7]
global	A[8]	A[9]	A[10]	A[11]	A[12]	A[13]	A[14]	A[15]
memory	A[16]	A[17]	A[18]	A[19]	A[20]	A[21]	A[22]	A[23]
	A[24]	A[25]	A[26]	A[27]	A[28]	A[29]	A[30]	A[31]









```
__global__ void strided_access(float* a, int s)
{
    int tid= blockDim.x * blockIdx.x + threadIdx.x;
    a[tid*s] = a[tid*s] + 1;
    global
    memory
    usg tig
```

```
Misaligned strided access: s=2
```

2 global memory transactions for read 2 global memory transactions for write

	A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]	A[7]
		A[9]						
bal hory		A[17]						
	A[24]	A[25]	A[26]	A[27]	A[28]	A[29]	A[30]	A[31]

tid

0 1 2 3 4 5 6 7



```
_global__ void strided_access(float* a, int s)
{
    int tid= blockDim.x * blockIdx.x + threadIdx.x;
    a[tid*s] = a[tid*s] + 1;
}
```

```
Misaligned strided access: s=4
```

2 global memory transactions for read 2 global memory transactions for write

A[3] A[4] A[6] A[0] A[1] A[2] A[5] A[7] A[12] A[13] A[8] A[9] A[10] A[11] A[14] A[15] global memory A[17] A[20] A[21] A[18] A[19] A[22] A[23] A[24] A[25] A[26] A[27] A[28] A[29] A[30] A[31]



tid	0	1	2	3	4	5	6	7
-----	---	---	---	---	---	---	---	---



```
tid
                                                                0
                                                                     1
                                                                           2
__global__ void strided_access(float* a, int s)
  int tid= blockDim.x * blockIdx.x + threadIdx.x:
  a[tid*s] = a[tid*s] + 1;
}
                                                      globa
                                                     memo
     Misaligned strided access: s=4
```

4 global memory transactions for read 4 global memory transactions for write

	A[0]	A[1]	A[2]	A[3]	A[4]	A[5]	A[6]	A[7]
al	A[8]	A[9]	A[10]	A[11]	A[12]	A[13]	A[14]	A[15]
	A[16]	A[17]	A[18]	A[19]	A[20]	A[21]	A[22]	A[23]
	A[24]	A[25]	A[26]	A[27]	A[28]	A[29]	A[30]	A[31]



3 4

A(1)	A[2]	M[5]	~[4]	A[3]	Aloj	~(7)
A[9]	A[10]	A[11]	A[12]	A[13]	A[14]	A[15]

5

6 7



Profiling

- Profiling can be performed using the CUDA event API.
- CUDA events are of type cudaEvent_t
- Events are created using cudaEventCreate() and destroyed using cudaEventDestroy()
- Events can record timestamps using cudaEventRecord()
- The time elapsed between two recorded events is done using cudaEventElapsedTime()



Driver Code: Offset Access

```
cudaEvent_t startEvent, stopEvent;
float ms:
int blockSize = 1024:
int n = nMB*1024*1024/sizeof(float); //nMB=128
cudaMalloc(&d_a, n * sizeof(float));
for (int i = 0; i <= 32; i++)</pre>
^^IcudaMemset(d_a, 0.0, n * sizeof(float));
^^IcudaEventRecord(startEvent);
^^Ioffset_access <<n/blockSize,blockSize>>(d_a, i);
^^IcudaEventRecord(stopEvent);
^^IcudaEventSynchronize(stopEvent):
^^IcudaEventElapsedTime(&ms, startEvent, stopEvent);
^^Iprintf("%d, %fn", i, 2*nMB/ms);
3
```

Source:

https://devblogs.nvidia.com/how-access-global-memory-efficiently-cuda-c-kernels/



Driver Code: Strided Access

```
cudaEvent_t startEvent, stopEvent;
float ms:
int blockSize = 1024:
int n = nMB*1024*1024/sizeof(float); //nMB=128
cudaMalloc(&d_a, n * 33 * sizeof(float)):
for (int i = 0; i <= 32; i++)</pre>
^^IcudaMemset(d_a, 0.0, n * sizeof(float));
^^IcudaEventRecord(startEvent);
^^Ioffset_access <<n/blockSize,blockSize>>(d_a, i);
^^IcudaEventRecord(stopEvent);
^^IcudaEventSynchronize(stopEvent):
^^IcudaEventElapsedTime(&ms, startEvent, stopEvent);
^^Iprintf("%d, %fn", i, 2*nMB/ms);
3
```

Source:

https://devblogs.nvidia.com/how-access-global-memory-efficiently-cuda-c-kernels/






Figure: Memory Bandwidth Plot



Using Shared Memory

- Applications typically require different threads to access the same data over and over again (data reuse)
- Redundant global memory accesses can be avoided by loading data into shared memory.



Using Shared Memory

- Each SM typically has 64KB of on-chip memory that can be partitioned between L1 cache and shared memory.
- Settings are typically 48KB shared memory / 16KB L1 cache, and 16KB shared memory / 48KB L1 cache. By default the 48KB shared memory setting is used.
- This can be configured during runtime API from the host for all kernels using cudaDeviceSetCacheConfig() or on a per-kernel basis using cudaFuncSetCacheConfig()



Recap: Matrix Multiplication Kernel

```
__global__
void MatrixMulKernel(float* d_M, float* d_N, float* d_P, int N){
int i=blockIdx.y*blockDim.y+threadIdx.y;
int j=blockIdx.x*blockDim.x+threadIdx.x;
if ((i<N) && (j<N)) {
   float Pvalue = 0.0;
   for (int k = 0; k < N; ++k) {
      Pvalue += d_M[i*N+k]*d_N[k*N+j];
   }
   d_P[i*N+j] = Pvalue;
}</pre>
```




Recap Matrix Multiplication Kernel

- Number of threads launched is equal to the number of elements in the matrix
- ▶ The same row and column is accessed multiple times by different threads.
- ► Redundant global memory accesses are a bottleneck to performance



Recap: Matrix Multiplication Kernel



Total Mem. accesses required = N^2 (N + N/32) $\approx N^3$



Memory Access Coalescing

Soumyajit Dey, Assistant Professor, CSE, IIT Kharagpur

Matrix Multiplication Kernel using Tiling

An alternative strategy is to use shared memory for reducing global memory traffic

- Partition the data into subsets called tiles so that each tile fits into shared memory
- Threads in a block collaboratively load tiles into shared memory before they use the elements for the dot-product calculation






Figure: Access Expressions



Matrix Multiplication Kernel using Tiling

```
__global__
void MatrixMulKernel(float* d_M, float* d_N, float* d_P,int Width) {.
^^I__shared__ float Mds[TILE_WIDTH][TILE_WIDTH];
^^I__shared__ float Nds[TILE_WIDTH][TILE_WIDTH];
^^I int bx = blockIdx.x;
^^I int by = blockIdx.y;
^^I int tx = threadIdx.x;
^^I int tx = threadIdx.y;
```



```
int Row = by * TILE_WIDTH + ty;
int Col = bx * TILE_WIDTH + tx;
float Pvalue = 0;
for (int m = 0; m < Width/TILE_WIDTH; ++m) {
   Mds[ty][tx] = d_M[Row*Width + m*TILE_WIDTH + tx];
   Nds[ty][tx] = d_N[(m*TILE_WIDTH + ty)*Width + Col];
   __syncthreads();
   for (int k = 0; k < TILE_WIDTH; ++k)
    Pvalue += Mds[ty][k] * Nds[k][tx];
   __syncthreads();
}
d_P[Row*Width + Col] = Pvalue;
}
```






Figure: Load and compute tiles in shared memory






Figure: Number of memory accesses



Tranpose Operation




Figure: Transposing a Matrix



Matrix Transpose CPU only

Professional CUDA C Programming by Cheng et al.



Matrix Transpose GPU Kernel- Naive Row

```
__global__ void transposeNaiveRow(float *out, float *in, const int nx, int ny)
{
    unsigned int ix = blockDim.x * blockIdx.x + threadIdx.x;
    unsigned int iy = blockDim.y * blockIdx.y + threadIdx.y;
    if (ix < nx && iy < ny) {
        out[ix * ny + iy] = in[iy * nx + ix];
    }
}</pre>
```

Loads by rows and stores by columns



Matrix Transpose GPU Kernel- Naive Col

```
__global__ void transposeNaiveRow(float *out, float *in, const int nx,int ny)
{
    unsigned int ix = blockDim.x * blockIdx.x + threadIdx.x;
    unsigned int iy = blockDim.y * blockIdx.y + threadIdx.y;
    if (ix < nx && iy < ny) {
        out[iy*nx + ix] = in[ix*ny + iy];
    }
}</pre>
```

Loads by columns and stores by rows





```
int main(int argc, char **argv)
ł
  // set up device
   int dev = 0:
   cudaDeviceProp deviceProp;
   CHECK(cudaGetDeviceProperties(&deviceProp, dev));
   printf("%s starting transpose at ", argv[0]);
   printf("device %d: %s ", dev, deviceProp.name);
   CHECK(cudaSetDevice(dev)):
  // set up array size 8192*8192
   int nx = 1 << 13;
   int nv = 1 << 13:
   // select a kernel and block size
   int iKernel = 0:
   int blockx = 32:
   int blocky = 32;
   if (argc > 1) iKernel = atoi(argv[1]);
```



```
^^Isize_t nBytes = nx * ny * sizeof(float);
^^I// execution configuration
^^Idim3 block (blockx, blocky);
^^Idim3 grid ((nx + block.x - 1) / block.x, (ny + block.y - 1) / block.y);
^^I// allocate host memory
^^Ifloat *h_A = (float *)malloc(nBvtes):
^^Ifloat *hostRef = (float *)malloc(nBvtes);
^^Ifloat *gpuRef = (float *)malloc(nBvtes);
^^I// initialize host array
^^IinitialData(h_A, nx * ny);
^^I// allocate device memory
^^Ifloat *d A. *d C:
^^ICHECK(cudaMalloc((float**)&d_A, nBytes));
^^ICHECK(cudaMalloc((float**)&d_C, nBytes));
^^I// copy data from host to device
^^ICHECK(cudaMemcpv(d_A, h_A, nBvtes, cudaMemcpvHostToDevice));
```



```
// kernel pointer and descriptor
void (*kernel)(float *, float *, int, int);
char *kernelName:
// set up kernel
switch (iKernel)
Ł
   case 0:
     kernel = &transposeNaiveRow; kernelName = "NaiveRow"; break;
   case 1:
     kernel = &transposeNaiveCol; kernelName = "NaiveCol"; break;
}
   // run kernel
   kernel << <grid. block >>>(d_C, d_A, nx, nv);
  ^^ICHECK(cudaGetLastError()):
^^ICHECK(cudaMemcpy(gpuRef, d_C, nBytes, cudaMemcpyDeviceToHost));
}
```



Profile using NVPROF

- ▶ nvprof is a command-line profiler available for Linux, Windows, and OS X.
- nvprof is able to collect statistics pertaining to multiple events/metrics at the same time.
- nvprof is a standalonetool and does not require the programmer to use the CUDA events API.



Execute Code: NaiveRow

```
nvprof –devices 0 –metrics gst throughput, gld throughput ./transpose 0
==108029== NVPROF is profiling process 108029, command: ./transpose 0
./transpose starting transpose at device 0: Tesla K40m with matrix nx 8192 ny
    8192 with kernel 0
==108029== Some kernel(s) will be replayed on device 0 in order to collect all
     events/metrics.
==108029== Replaying kernel "transposeNaiveRow(float*, float*, int, int)" (
    done)
==108029== Metric result:
Invocations Metric Name
                              Metric Description
                                                        Min
                                                                   Max
Device "Tesla K40m (0)"
Kernel: transposeNaiveRow(float*, float*, int, int)
           gst_throughput Global Store Throughput 249.37GB/s 249.37GB/s
1
1
           gld_throughput
                           Global Load Throughput 31.171GB/s 31.171GB/s
```



Execute Code: NaiveCol

```
nvprof –devices 0 –metrics gst throughput, gld throughput ./transpose 1
==108037== NVPROF is profiling process 108037, command: ./transpose 1
./transpose starting transpose at device 0: Tesla K40m with matrix nx 8192 ny
    8192 with kernel 1
==108037== Some kernel(s) will be replayed on device 0 in order to collect all
    events/metrics.
==108037== Replaying kernel "transposeNaiveCol(float*, float*, int, int)" (
    done)
==108037== Metric result:
Invocations Metric Name Metric Description
                                                      Min
                                                                  Max
Device "Tesla K40m (0)"
Kernel: transposeNaiveCol(float*, float*, int, int)
         gst_throughput Global Store Throughput 17.421GB/s 17.421GB/s
1
1
         gld_throughput Global Load Throughput
                                                   139.37GB/s 139.37GB/s
~ ^ T
```




Using Nvidia Visual Profiler

- The nvvp software provides a GUI based tool for analyzing CUDA applications and supports a guided analysis mode for optimizing kernels.
- nvprof provides a *-analysis-metrics* option to capture all GPU metrics for use by NVIDIA Visual Profiler software during its guided analysis mode.
- The -o flag can be used with nvprof to dump a logs file that can be imported into nvvp.




Naive Row Kernel Profiling Analysis






Naive Col Kernel Profiling Analysis





Compute Analysis



Naive Row

Nigh Low Load/Store Arithmetic Control-Flow Texture

Naive Col



Memory Access Coalescing

Soumyajit Dey, Assistant Professor, CSE, IIT Kharagpur

Memory Bandwidth Analysis: Naive Row

L1/Shared Memory							
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Global Loads	2097152	33.483 GB/s					
Global Stores	67108864	267.863 GB/s					
Atomic	0	0 B/s					
L1/Shared Total	69206016	301.345 GB/s	Idle	Low	Medium	High	Max
L2 Cache							
L1 Reads	8388608	33.483 GB/s					
L1 Writes	67108864	267.863 GB/s					
Texture Reads	0	0 B/s					
Noncoherent Reads	0	0 B/s					
Atomic	0	0 B/s					
Total	75497472	301.345 GB/s	Idle	Low	Medium	High	Max



Memory Bandwidth Analysis: Naive Col

L1/Shared Memory							
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Global Loads	67108864	149.667 GB/s					
Global Stores	2097152	18.708 GB/s					
Atomic	0	0 B/s					
L1/Shared Total	69206016	168.375 GB/s	Idle	Low	Medium	High	Max
L2 Cache							
L1 Reads	67108864	149.667 GB/s					
L1 Writes	8388608	18.708 GB/s					
Texture Reads	0	0 B/s					
Noncoherent Reads	0	0 B/s					
Atomic	0	0 B/s					
Total	75497472	168.375 GB/s	Idle	Low	Medium	High	Max

Tavhira Carha



Latency Analysis in NVVP

Instruction stalls prevents warps from executing on any given cycle and are of the following types.

- ▶ **Pipeline busy:** The compute resources required by the instruction is not available.
- Constant: A constant load is blocked due to a miss in the constants cache.
- Memory Throttle: Large number of pending memory operations prevent further forward progress.
- Texture: The texture subsystem is fully utilized or has too many outstanding requests.
- ► Synchronization: The warp is blocked at a __syncthreads() call.




Latency Analysis in NVVP

Instruction stalls prevents warps from executing on any given cycle and are of the following types.


- ▶ Instruction Fetch: The next assembly instruction has not yet been fetched.
- **Execution Dependency:** An input required by the instruction is not yet available.
- Memory Dependency: A load/store cannot be made because the required resources are not available, or are fully utilized, or too many requests of a given type are oustanding.
- ▶ Not Selected: Warp was ready to issue, but some other warp was issued instead.



Latency Analysis



Naive Row



Naive Col



Memory Access Coalescing

Transpose using Shared Memory

```
#define TILE DIM 32
#define BLOCK ROWS 32
__global__ void transposeCoalesced(float *odata, float *idata, const int nx,
    const int ny)
-{
  __shared__ float tile[TILE_DIM][TILE_DIM];
  int x = blockIdx.x * TILE_DIM + threadIdx.x;
  int y = blockIdx.y * TILE_DIM + threadIdx.y;
  int width = gridDim.x * TILE_DIM;
  for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS)</pre>
    tile[threadIdx.y+j][threadIdx.x] = idata[(y+j)*width + x];
  __syncthreads():
~ ~ T ~ ~ T
```

Source: https://devblogs.nvidia.com/efficient-matrix-transpose-cuda-cc/



Transpose using Shared Memory

```
x = blockIdx.y * TILE_DIM + threadIdx.x; // transpose block offset
y = blockIdx.x * TILE_DIM + threadIdx.y;
for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS)
    odata[(y+j)*width + x] = tile[threadIdx.x][threadIdx.y + j];
```




}

Execute Code: TransposeCoalesced

```
nvprof –devices 0 –metrics shared store throughput, shared load throughput
./transpose 2
==108373== NVPROF is profiling process 108373, command: ./transpose 2
./transpose starting transpose at device 0: Tesla K40m with matrix nx 8192 ny
     8192 with kernel 2
==108373== Metric result:
Invocations Metric Name
                                                            Min
                              Metric Description
                                                                        Max
Device "Tesla K40m (0)"
Kernel: transposeCoalesced(float*, float*, int, int)
   shared_store_throughput Shared Memory Store Throughput 81.40GB/s 81.40GB/s
1
  shared_load_throughput
                           Shared Memory Load Throughput
                                                          1e+03GB/s 1e+03GB/s
1
```





Kernel Analysis





Compute and Latency Analysis







Memory Bandwidth Analysis

L1/Shared Memory		3								
Local Loads	0	0 B/s								
Local Stores	0	0 B/s								
Shared Loads	33554432	1,398.573 GB/s								
Shared Stores	2097502	87.425 GB/s								
Global Loads	2097152	43.705 GB/s								
Global Stores	2097152	43.705 GB/s								
Atomic	0	0 B/s								
L1/Shared Total	39846238	1,573.41 GB/s	Idle		Low		Medium		High	Мах
L2 Cache										
L1 Reads	8388608	43.705 GB/s								
L1 Writes	8388608	43.705 GB/s								
Texture Reads	0	0 B/s								
Noncoherent Reads	0	0 B/s								
Atomic	0	0 B/s								
Total	16777216	87.411 GB/s	Idle	-,	Low	· ·	Medium		High	Max



Using Shared Memory: Simple Copy

```
__global__ void copySharedMem(float *odata, float *idata, const int nx, const
int ny)
{
    __shared__ float tile[TILE_DIM * TILE_DIM];
    int x = blockIdx.x * TILE_DIM + threadIdx.x;
    int y = blockIdx.y * TILE_DIM + threadIdx.y;
    int width = gridDim.x * TILE_DIM;
    for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS)
        tile[(threadIdx.y+j)*TILE_DIM + threadIdx.x] = idata[(y+j)*width + x];
    __syncthreads();
    for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS)
        odata[(y+j)*width + x] = tile[(threadIdx.y+j)*TILE_DIM + threadIdx.x];
}
```



Profiling Results: CopySharedMem

								copySharedMem(float*, float*, int,	
i Memory Bandwidth		Start	83.947 ms (83.9						
The following table shows utilization of each memory	the memory bandwir type relative to the r	dth used by this k naximum through	ernel for the put support	ed by the memor	memory on the device. Th y.	e table also shows the	More	End	87.798 ms (87,7
	Transactions	Bandwidth			Utilization			Duration	3.852 ms (3.851
L1/Shared Memory								Stream	Default
Local Loads	0	0 B/s						Grid Size	[256,256,1]
Local Stores	0	0 B/s						Block Size	[32,32,1]
Shared Loads	2097152	139.383 GB/s							
Shared Stores	2108698	140.15 GB/s						Registers/Thread	8
Global Loads	2097152	69.691 GB/s						Shared Memory/Block	4 KiB
Global Stores	2097152	69.691 GB/s							
Atomic	0	0 B/s						Occupancy	
L1/Shared Total	8400154	418.915 GB/s	Ide	Low	Medium	High	Max	Achieved	87.8%
L2 Cache			Turo	2011	Healdin	riger	THUR .	Theoretical	100%
L1 Reads	8388608	69.691 GB/s						Shared Memory Configuration	
L1 Writes	8388608	69.691 GB/s						Shared Memory Requested	48 KIB
Texture Reads	0	0 B/s							
Noncoherent Reads	0	0 B/s						Shared Memory Executed	48 KIB
Atomic	0	0 B/s						Shared Memory Bank Size	4 B
Total	16777216	139.383 GB/s	Ide	Low	Medium	High	Max		



No Bank Conflicts


```
__global__ void transposeNoBankConflicts(float *odata, float *idata, const int
    nx, const int ny)
ł
   shared float tile[TILE DIM][TILE DIM+1]:
   int x = blockIdx.x * TILE_DIM + threadIdx.x;
   int y = blockIdx.y * TILE_DIM + threadIdx.y;
   int width = gridDim.x * TILE_DIM;
   for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS)</pre>
     tile [threadIdx.y+j] [threadIdx.x] = idata [(y+j)*width + x];
   syncthreads():
  x = blockIdx.y * TILE_DIM + threadIdx.x; // transpose block offset
   v = blockIdx.x * TILE_DIM + threadIdx.y;
   for (int j = 0; j < TILE_DIM; j += BLOCK_ROWS)</pre>
     odata[(y+j)*width + x] = tile[threadIdx.x][threadIdx.y + j];
3
```



No Bank Conflicts



Profiling Results: No bank conflicts





Profiling Results: No bank conflicts

Results E E 🔶 Export PDF Report transposeNoBankConflicts(float*, float*, int, int) i Memory Bandwidth And Utilization Start 122.132 ms (122. 1. CUDA Application Analysis The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the End 126.225 ms (126, utilization of each memory type relative to the maximum throughout supported by the memory. More... 2. Derformance-Critical Kernels 4.092 ms (4.092.3 Duration Transactions Bandwidth Utilization 3. Compute, Bandwidth, or Latency Bound L1/Shared Memory Stream Default 4. Memory Bandwidth Local Loads 0 0 B/s Grid Size [256.256.1] Memory bandwidth limits the performance of a kernel Local Stores 0 0 B/c [32.32.1] Block Size when one or more memories in the GPU cannot Shared Loads 2097152 131.19 GB/s provide data at the rate requested by the kernel. The Shared Stores 2108993 131.931 GB/s Registers/Thread 10 results at right indicate that the kernel is limited by Global Loads 2097152 65.595 GB/s the bandwidth available to the device memory. Shared Memory/Block 4.125 KiB Global Stores 2097152 65.595 GB/s Rerun Analysis Atomic 0 B/s Occupancy L1/Shared Total 8400449 394.31 GB/s Achieved 88.6% Theoretical 100% L2 Cache 8388608 65.595 GB/s Shared Memory Configuration L1 Reads L1 Writes 8388608 65.595 GB/s Shared Memory Requested 48 KB Texture Reads 0 B/s Shared Memory Executed 48 KB Noncoherent Reads 0 B/s 0 B/s Atomic Shared Memory Bank Size 48 Total 16777216 131.19 GB/s



Transpose Fine Grained



Profiling Results: Transpose FineGrained

tesults							transposeFineGrained(float*, float	is inc, inc)
i Memory Bandwidth			10 A A				Start	84.468 ms (84,4
The following table shows utilization of each memory	the memory bandwing type relative to the r	dth used by this k naximum through	ernel for the various types o put supported by the memo	f memory on the device. Th bry.	e table also shows the	More	End	88.394 ms (88,3
	Transactions	Bandwidth		Utilization			Duration	3.926 ms (3.92
L1/Shared Memory							Stream	Default
Local Loads	0	0 B/s					Grid Size	[256,256,1]
Local Stores Shared Loads	2097152	0 B/s 136.746 GB/s					Block Size	[32,32,1]
Shared Stores	2107510	137.421 GB/s				_	Registers/Thread	10
Global Loads	2097152	68.373 GB/s					Shared Memory/Block	4.125 KiB
Global Stores	2097152	68.373 GB/s						TILLUTING
Atomic	0	0 B/s					 Occupancy 	
L1/Shared Total	8398966	410.912 GB/s	Ide Low	Medium	High	Max	Achieved	88%
L2 Cache			1010	(Tealer)	rigit		Theoretical	100%
L1 Reads	8388608	68.373 GB/s					 Shared Memory Configuration 	
L1 Writes	8388608	68.373 GB/s					Shared Memory Requested	48 KiB
Texture Reads	0	0 B/s						48 KiB
Noncoherent Reads	0	0 B/s					Shared Memory Executed	48 KIB
Atomic	0	0 B/s					Shared Memory Bank Size	4 B
Total	16777216	136.746 GB/s	Idle Low	Medium	High	Max		



Transpose Coarse Grained

```
__global__ void transposeCoarseGrained(float *odata, float *idata, int width,
   int height)
ł
  shared float block[TILE DIM][TILE DIM+1];
 int xIndex = blockIdx.x * TILE_DIM + threadIdx.x;
  int yIndex = blockIdx.y * TILE_DIM + threadIdx.y;
  int index_in = xIndex + (vIndex)*width;
 xIndex = blockIdx.v * TILE_DIM + threadIdx.x;
 yIndex = blockIdx.x * TILE_DIM + threadIdx.y;
 int index_out = xIndex + (yIndex)*height;
 for (int i=0; i<TILE_DIM; i += BLOCK_ROWS)</pre>
^^I block[threadIdx.y+i][threadIdx.x] = idata[index_in+i*width];
  syncthreads();
 for (int i=0; i<TILE_DIM; i += BLOCK_ROWS)</pre>
    odata[index_out+i*height] = block[threadIdx.v+i][threadIdx.x];
}
```



Profiling Results: Transpose CoarseGrained

lesults								transposeCoarseGrained(float*, f	loat*, int, int)
i Memory Bandwidth			10.00					Start	84.367 ms (84,3
The following table shows utilization of each memory	the memory bandwing type relative to the r	ath used by this P naximum through	cernel for the various oput supported by the	types of me e memory.	mory on the device. 1	he table also shows the	More	End	88.423 ms (88,4
	Transactions	Bandwidth			Utilization			Duration	4.056 ms (4.056
L1/Shared Memory								Stream	Default
Local Loads	0	0 B/s						Grid Size	[256,256,1]
Local Stores Shared Loads	2097152	0 B/s 132.358 GB/s						Block Size	[32,32,1]
Shared Stores	2105761	132.902 GB/s						Registers/Thread	10
Global Loads	2097152	66.179 GB/s						Shared Memory/Block	4.125 KiB
Global Stores Atomic	2097152	66.179 GB/s 0 B/s						Occupancy	
L1/Shared Total	8397217	397.618 GB/s	Idle Lov		Medium	High	Max	Achleved	88.3%
L2 Cache			luie Lov	V	Medium	rign	Max	Theoretical	100%
L1 Reads	8388608	66.179 GB/s						 Shared Memory Configuration 	
L1 Writes	8388608	66.179 GB/s						Shared Memory Requested	48 KiB
Texture Reads	0	0 B/s						Shared Memory Executed	48 KiB
Noncoherent Reads	0	0 B/s							
Atomic	0	0 B/s					_	Shared Memory Bank Size	4 B
Total	16777216	132.358 GB/s	Idle Lov		Medium	High	May		

