#### Instruction-Level Parallelism

and

Its Dynamic Exploitation

Chapter 3 - Computer Architecture : A Quantitative Approach - Hennessy & Patterson

### More ILP Through Multiple Issue

- More than one instructions are to be issued per clock cycle to reduce the CPI less than one (1). Such processors are called multiple-issue processors.
- There are essentially two kinds of multiple-issue processors superscalar and VLIW (very large instruction word). We are considering EPIC (explicitly parallel instruction computer) under VLIW.

### More ILP Through Multiple Issue

- A superscalar processor issues varying number of instructions per clock cycle e.g. 0 to 8.
- It may be statically scheduled using compiler technique. The execution is in-order.
- It may be dynamically scheduled using technique based on Tomasulo's algorithm. The execution is out-of-order.
- Modern superscalar processors use speculation.

#### More ILP Through Multiple Issue

- A VLIW processor issues a fixed number of instructions put in a large word e.g. 128-bit.
- An EPIC processor issues a fixed size multiple instruction packets with an explicitly marked parallelism.
- Both these processors are statically scheduled by a compiler.

ACA III: **CS 40013** 

G. Biswas : Computer Sc & Engg : IIT Kharagpur

# A Few Examples

Name	Issue	Hz. Det.	Sched.	Char.	Expl.
SupS.	Dyn.	H-	Static	in-	UltraSPARC
		ware		order	II/III
SupS.	Dyn.	H-	Dyn.	some	IBM
		ware		out-o-	Power2
				ord	

6

# A Few Examples

Name	Issue	Hz. Det.	Sched.	Char.	Expl.
SupS.	Dyn.	H-	Dyn.	out-o-	Pentium
		ware	Specu.	order	III/4
VLIW	Static	S-	Static		Trimedia,
		ware			i860
EPIC	Static	S-	Static		Itanium
		ware			

# Superscalar

- Most of the old superscalars and even the current embedded processors have static scheduling.
- Most modern desktop and server superscalar processors are dynamically scheduled. In fact many of these has speculation.

G. Biswas: Computer Sc & Engg: IIT Kharagpur

#### Statically Scheduled Superscalar

ACA III: **CS 40013** 

- Instruction issue is in-order and the pipeline hazards are checked at the time of issue.
- Hazards are to be checked among the instructions currently being issued and instructions already in execution.
- If there is a structural or data hazard for some instruction, it will be stalled along with everything following this.

#### Instruction Issue

- Consider a 4-issue, static, superscalar processor.
- The instruction fetch unit can supply zero (0) to four (4) instructions to the pipeline in a clock cycle. This is called an issue packet.
- The fetch unit examines the instructions in program order for structural and data hazards with the earlier instructions in execution and also with the earlier instructions (in program order) in the issue packet.

#### Instruction Issue

- Naturally the instruction issue process is sufficiently complex and performing this in a single clock will restrict the minimum clock frequency.
- The issue stage is split and pipelined to solve this problem.
- Unfortunately the splitting of the issue stage is not straightforward and gives rise to other problems e.g. checking of hazards between two issue packets in the pipeline, higher branch penalties etc.

#### SSS 2-Issue MIPS

- One of the two instructions is load, store, branch or ALU operation. The other one is a floating-point operation except floating-point load/store.
- The processor need to fetch two instructions (64-bits) and there is no order restriction.

#### Fetch and Issue

- Two instruction fetch is more complex as the first instruction may be the last word of the cache block.
- Some processor in this case will fetch only one instruction, but it can be solved if there is an instruction prefetch unit.
- The issue unit will check whether zero (0), one (1) or two (2) can be issued (depending on hazards).

## Hazards

- The main sources of extra hazards in this case are the floating-point load, store and move.
- If there is a load to a floating-point register along with a floating-point operation, there may be a structural hazard on the floating-point register file.
- It may give rise to a RAW hazard if for example the second instruction of the issue packet is a floating-point operation using an operand loaded by the first instruction.

### Multiple or Pipelined FP Unit

- Floating-point operations take more than one clock cycle.
- The issue one FP operation per clock cycle requires either multiple FP units or pipelined FP unit.

# 2-Issue Superscalar Pipeline

Type	Pipeline						
Int.Inst.	IF	ID	EX	MM	WB		
FP Inst.	IF	ID	$\mathbf{E}\mathbf{X}$	$\mathbf{E}\mathbf{X}$	$\mathbf{E}\mathbf{X}$	WB	
Int.Inst.		$\mathbf{IF}$	ID	$\mathbf{E}\mathbf{X}$	MM	WB	
FP Inst.		IF	ID	EX	EX	EX	WB

#### Imprecise Exception

• A floating-point instruction that is earlier in program order may be completed after an integer instruction and there may be an exception in the FP instruction after the completion of the integer instruction - the exception is imprecise.

# Latency

- In the classic 1-issue 5-stage pipeline the load latency was 1-cycle i.e. the next instruction cannot use the data immediately.
- In the 2-issue version the next three (3) instructions cannot use the loaded data immediately.
- The compiler should be smarter to utilize the ILP.

## Multiple Issue with Dynamic Scheduling

- Dynamic scheduling boosts performance in the face of data hazards.
- Issue restriction will be relaxed.

### Two Approaches

- There are essentially two different approaches for issuing multiple instructions per clock cycle in a dynamically scheduled processor.
- The essential steps are assigning a reservation station and updating the pipeline control tables.
- Let this be an extended Tomasulo's algorithm
  - instructions are not issued to the reservation stations out-of-order.

### Two Approaches

- Use half of a clock cycle for each instruction, or
- Build necessary logic to handle two instructions at once.
- Modern superscalars that issue four or more instructions uses both the techniques.

#### Dynamic Branch Prediction

- How can the dynamic branch prediction be integrated with dynamic scheduling?
- IBM 360/91 used static prediction.

  Instructions from the predicted target were fetched and issued but not executed until the branch decision is completed.

22

### An Example

L.D FO, O(R1) Loop:

ADD.D F4, F0, F2

S.D F4, O(R1)

DADDIU R1, R1, -8

BNE R1, R2, LOOP

### An Example: Assumptions

- We use an extended Tomasulo's algorithm.
- There is no restriction on the two instructions issued. They can be issued even if they are dependent.
- Integer unit is used for both ALU operations and effective address computation.
- There is a separate FP functional unit for each operation type.
- There are two CDBs.

### An Example: Assumptions

- Issue and write takes one clock cycle each.
- There is a dynamic branch prediction hardware and a separate functional unit to evaluate branch condition. The prediction is perfect! There is no branch delay slot.
- Number of cycles of latency between the result producing instruction and the result consuming instruction are, 1-cycle for integer ALU operations, 2-cycles for load and 3-cycles for FP add.

25

### An Example: Assumptions

• The loop is dynamically unrolled and two instructions are issued whenever possible.

# Issue, Execution · · ·

	Clock					
Iter	Inst	$\mathbf{Iss}$	Exe	Mem	CDB	Comm
1	L.D F0,0(R1)	1	2	3	4	
1	ADD.D F4,F0,F2	1	5		8	
1	S.D $F4,0(R1)$	2	3	9		
1	<b>DADDIU</b> R1,R1,-8	2	4		5	
1	BNE R1,R2,Loop	3	6			

# Issue, Execution · · ·

		$\mathbf{Clock}$				
Iter	Inst	$\mathbf{Iss}$	Exe	Mem	CDB	Comm
2	L.D F0,0(R1)	4	7	8	9	
2	ADD.D F4,F0,F2	4	10		<b>13</b>	
2	S.D $F4,0(R1)$	5	8	14		
2	<b>DADDIU</b> R1,R1,-8	5	9		10	
2	BNE R1,R2,Loop	6	11			

# Issue, Execution · · ·

	Clock					
Iter	Inst	$\mathbf{Iss}$	Exe	Mem	CDB	Comm
3	L.D F0,0(R1)	7	12	13	14	
3	<b>ADD.D F4,F0,F2</b>	7	<b>15</b>		18	
3	S.D $F4,0(R1)$	8	<b>13</b>	19		
3	<b>DADDIU</b> R1,R1,-8	8	14		<b>15</b>	
3	BNE R1,R2,Loop	9	16			

Clock	$\mathbf{ALU}$	$\mathbf{FPU}$	<b>D-Cache</b>	CDB
2	$\mathbf{L}.\mathbf{D}_1$			
3	$\mathbf{S.D}_1$		$\mathbf{L}.\mathbf{D}_1$	
4	$\mathbf{DADDIU}_1$			$\mathbf{L}.\mathbf{D}_1$
5		$\mathbf{ADD.D}_1$		$\mathbf{DADDIU}_1$
6				

Clock	$\mathbf{ALU}$	FPU	D-Cache	CDB
7	$\mathbf{L}.\mathbf{D}_2$			
8	$\mathbf{S.D}_2$		$\mathbf{L.D}_2$	$\mathbf{ADD.D}_1$
9	$\mathbf{DADDIU}_2$		$\mathbf{S.D}_1$	$\mathbf{L.D}_2$
10		$\mathbf{ADD.D}_2$		$\mathbf{DADDIU}_2$
11				

31

Clock	$\mathbf{ALU}$	$\mathbf{FPU}$	D-Cache	CDB
12	$\mathbf{L}.\mathbf{D}_3$			
13	$\mathbf{S.D}_3$		$\mathbf{L}.\mathbf{D}_3$	$\mathbf{ADD.D}_2$
14	$\mathbf{DADDIU}_3$		$\mathbf{S.D}_2$	$\mathbf{L}.\mathbf{D}_3$
15		$\mathbf{ADD.D}_3$		$\mathbf{DADDIU}_3$
16				

Clock	ALU	$\mathbf{FPU}$	D-Cache	CDB
17				
18				$\mathbf{ADD.D}_3$
19			$\mathbf{S.D}_3$	
20				

#### The Example

- One iteration takes three (3) clock cycles. Instructions per clock cycle is  $\frac{5}{3} = 1.67$ .
- Instruction completion rate is approximately  $\frac{15}{16} = 0.94$ .
- The amount of overhead per iteration of the loop is high. Two (2) out of five instructions are overhead.
- There is loss of one cycle delay due to the control hazard of branch.

#### Hardware-Based Speculation

- The control dependence turns out to be the heavier burden as people try to get more out of ILP by issuing multiple instructions per clock cycle.
- There may be a branch on every cycle.
- The problem of control dependence can be handled by speculating the outcome of branches.
- This a subtle and important extension over the branch prediction.

#### Hardware-Based Speculation

- The main ideas are:
  - Dynamic branch prediction to choose the instruction to execute,
  - Speculation to allow the execution of instructions before the control dependence is resolved. It should have the ability to undo the effect of incorrect speculation.
  - Dynamic scheduling of different basic blocks.
- The program execution is driven by data-flow. Operations are performed as soon as the operands are available.

# Processors

- Large number of modern processors use speculation.
- PowerPC 603/604/G3/G4, MIPS
   R10000/R12000, Pentium III/4, Alpha 21264,
   AMD K5/K6/Athlon.

#### Modification of Tomasulo

- Tomasulo's algorithm can be modified to support speculation.
- The actual completion of instruction (commit) is separated from bypassing of results from one to another.
- Execution and bypassing of result may continue on speculation as long as no update (commit) takes place.
- Registers are updated once the instruction is no more speculative. This stage is called instruction commit.

### Key Ideas

- Instruction execution is out-of-order, but the instruction commit is in-order.
- All irreversible actions e.g. state change, and exception are prevented until commit.
- The instruction execution may be over well before it is committed; and it is necessary to hold the results and pass them to other instructions.
- A buffer called the reorder buffer (ROB) is used for this purpose.

### Reorder Buffer (ROB)


- Reorder buffer (ROB) provides additional registers like the Tomasulo's reservation stations.
- A ROB holds the result of an instruction from its completion to commit. The register file is updated only at commit.
- Similar to the reservation stations the ROB is also the source of operands for other instructions.
- The ROB also replaces the store buffers of Tomasulo Algorithm.

#### Different Fields of ROB

- Instruction Type: type of instruction e.g. memory, ALU, branch etc.
- Destination Field: destination register number, memory address.
- Value Field: value of the instruction result.
- Ready Field: execution is complete and the value is ready.

#### ACA III: **CS 40013**

G. Biswas: Computer Sc & Engg: IIT Kharagpur



#### Reservation Station, Store Buffer & ROB

- ROB completely replaces the store buffers.
- The register renaming is done by the ROB and not by the reservation stations. But still the reservation stations are necessary to hold the operation and operands for the period of instruction issue to execution.
- Results before commit are stored in ROB. The tag of the result sent on CDB is the name of a ROB.

### Four Stages

- Instruction issue
- Instruction execute
- Write result
- Commit

### Issue

- Get the next instruction from the queue. Issue it if there is an free reservation station and a free ROB slot.
- Send the operands to the reservation station if they are available in the ROB or in the register file.



- Send the ROB number to the reservation station. This number will be used as the tag when the result is placed on the CDB.
- The instruction issue is stalled if there is no free reservation station or no ROB slot.
- In a dynamically scheduled processor, this stage is often called dispatch.

## Execute

- If both operands are available in the reservation station, the operation is performed. It may take multiple clock cycles.
- Load instruction require two steps effective address calculation and actual load.
- For store only the effective address calculation is done at this stage.

#### Write Result

- When the result is available and a CDB is free, it is put on the CDB along with the ROB tag.
- The data from the CDB are written in the appropriate ROB slot and in the reservation stations that need this result as operand.
- If the value to store is available, it is written in the ROD slot for store.

### Commit

- Normal commit: instruction reaches at the head of the ROB, register is updated and the entry is removed from the ROB.
- Commit Store: memory is written when the store is at the head of the buffer.
- When a branch with incorrect prediction reaches the head of the ROB, indicating a wrong speculation, the ROB is flushed and execution starts from the correct successor of the branch.

#### The Old Example

```
L.D F6,34(R2)
```

L.D F2,45(R3)

MUL.D F0, F2, F4

SUB.D F8,F2,F6

DIV.D F10,F0,F6

ADD.D F6,F8,F2

We consider the state when MUL.D is ready to write.

### Tomasulo: Reservation Stations

Name	$\mathbf{Busy}$	Op	Vj	$\mathbf{V}\mathbf{k}$	$\mathbf{Q}\mathbf{j}$	$\mathbf{Q}\mathbf{k}$	A
$\mathbf{L}_1$	no						
$\mathbf{L}_2$	no						
${f A}_1$	no						
$\mathbf{A}_2$	no						
${f A}_3$	no						
$\mathbf{M}_1$	yes	mul	M[45 + R3]	$\mathbf{F4}$			
$\mathbf{M}_2$	yes	div		M[34+R2]	$\mathbf{M}_1$		

Tomasulo: Register Status (Qi)

52

### Speculation: Reorder Buffer

No.	Busy	Inst.	State	Dest	Val.
1	no	${f L}$	Comm.	<b>F6</b>	M[34+R2]
2	no	${f L}$	Comm.	$\mathbf{F2}$	M[34+R2]
3	yes	$\mathbf{MUL}$	$\mathbf{Wr.}$	$\mathbf{F0}$	$\#2 \times F4$
4	yes	$\mathbf{SUB}$	$\mathbf{Wr.}$	$\mathbf{F8}$	#1 - #2
<b>5</b>	yes	$\mathbf{DIV}$	Exe.	<b>F10</b>	#1 - #2
6	yes	ADD	$\mathbf{Wr.}$	$\mathbf{F6}$	#4 + #2

MUL.D is at the head of the ROB.

53

ACA III: **CS 40013** 

G. Biswas : Computer Sc & Engg : IIT Kharagpur

### Speculation: Reservation Stations

Name	Busy	Op	Vj	$\mathbf{V}\mathbf{k}$	$\mathbf{Q}\mathbf{j}$	$\mathbf{Q}\mathbf{k}$	Dest	A
${f L}_1$	no							
$\mathbf{L}_2$	no							
${f A}_1$	no							
$\mathbf{A}_2$	no							
${f A}_3$	no							
$\mathbf{M}_1$	yes	mul	M[45 + R3]	$\mathbf{F4}$			3	
$\mathbf{M}_2$	yes	$\mathbf{div}$		M[34+R2]	$\mathbf{M}_1$		5	

ACA III: **CS 40013** 

G. Biswas : Computer Sc & Engg : IIT Kharagpur

Speculation: Register Status

Fld	$\mathbf{F0}$	$\mathbf{F2}$	$\mathbf{F4}$	$\mathbf{F6}$	$\mathbf{F8}$	F10	<b>F12</b>	• • •	F30
ROB#	3			6	4	5			
Busy	y	n	n	y	y	y			

#### Dynamic Scheduling vs Speculation

- In speculation no instruction after the first incomplete one has committed, though some of them are complete.
- In dynamic scheduling they already have changed the states.
- It is easy to maintain precise exception in speculation. If there is an exception in MUL.D, the following instructions can be flushed without any side effect.
- In-order commit and precise exception.

### Branch Mis-prediction

- Branch misprediction recovery starts as early possible.
- All entries following the mis-predicted branch are removed.
- Correct branch successor is fetched.
- Mis-prediction has higher impact.

### **Exception Handling**

- Exception is recorded but not raised until the instruction is ready to commit.
- Exception in the trace of mis-predicted branch is also flushed out.

# Store

- In Tomasulo's dynamic scheduling, when the effective address and the data to store is available (and there is no hazard), it is written in the memory.
- But in speculation with ROB, memory is written only when the store is at the head of ROB - the instruction is no more speculative.

### Hazards through Memory

• The store takes place when it is at the head of the ROB and there cannot be any pending load or store, so there cannot be any WAR or WAW hazard through memory.

#### Hazards through Memory: RAW

- The second phase of load is not started if there is an earlier store with the same address in the ROB.
- The effective address computation of load with respect earlier stores should be in program order.

#### Multiple Issue with Speculation

- A speculative processor can be multiple issue.
- The major challenges are -
  - Instruction issue and monitoring the CDB for completed instruction.
  - Multiple instruction commit per clock cycle is necessary to maintain greater than one throughput.

ACA III: **CS 40013** 

G. Biswas: Computer Sc & Engg: IIT Kharagpur

#### An Example

Loop: LD R2,0(R1)

DADDIU R2,R2,1

R2,0(R1)

DADDIU R1,R1,4

BNE R2,R3,LOOP

Separate integer unit for effective address calculation, ALU operation and branch condition evaluation.

### 2-Issue, without Speculation

		Clock					
Iter	Inst	$\mathbf{Iss}$	Exe	Mem	CDB		
1	LD R2,0(R1)	1	2	3	4		
1	DADDIU R2,R2,1	1	5		6		
1	$\mathrm{SD} \mathrm{R2}, 0(\mathrm{R1})$	2	3	7			
1	DADDIU R1,R1,4	2	3		4		
1	BNE R2,R3, LOOP	3	7				

### 2-Issue, without Speculation

		$\mathbf{Clock}$					
Iter	Inst	Iss	Exe	Mem	CDB		
2	LD R2,0(R1)	4	8	9	10		
2	DADDIU R2,R2,1	4	11		<b>12</b>		
2	$\mathrm{SD} \mathrm{R2}, \mathrm{0}(\mathrm{R1})$	5	9	<b>13</b>			
2	DADDIU R1,R1,4	5	8		9		
2	BNE R2,R3, LOOP	6	13				

### 2-Issue, without Speculation

		$\mathbf{Clock}$				
Iter	Inst	Iss	Exe	Mem	CDB	
3	LD R2,0(R1)	7	14	<b>15</b>	16	
3	DADDIU R2,R2,1	7	17		18	
3	$\mathrm{SD} \mathrm{R2}, \mathrm{0}(\mathrm{R1})$	8	<b>15</b>	19		
3	DADDIU R1,R1,4	8	14		<b>15</b>	
3	BNE R2,R3, LOOP	9	19			

### 2-Issue, with Speculation

		Clock							
Iter	Inst	$\mathbf{Iss}$	Exe	Mem	CDB	Commit			
1	LD R2,0(R1)	1	2	3	4	5			
1	DADDIU R2,R2,1	1	5		6	7			
1	$\mathrm{SD} \mathrm{R2}, 0(\mathrm{R1})$	2	3			7			
1	DADDIU R1,R1,4	2	3		4	8			
1	BNE R2,R3, LOOP	3	7			8			

### 2-Issue, with Speculation

		Clock							
Iter	Inst	Iss	Exe	Mem	CDB	Commit			
2	LD R2,0(R1)	4	5	6	7	9			
2	DADDIU R2,R2,1	4	8		9	10			
2	$\mathrm{SD} \mathrm{R2}, \mathrm{0}(\mathrm{R1})$	5	6			10			
2	DADDIU R1,R1,4	5	6		7	11			
2	BNE R2,R3, LOOP	6	10			11			

### 2-Issue, with Speculation

		Clock						
Iter	Inst	$\mathbf{Iss}$	Exe	Mem	CDB	Commit		
3	LD R2,0(R1)	7	8	9	10	12		
3	DADDIU R2,R2,1	7	11		<b>12</b>	13		
3	$\mathrm{SD} \mathrm{R2}, 0(\mathrm{R1})$	8	9			13		
3	DADDIU R1,R1,4	8	9		10	10		
3	BNE R2,R3, LOOP	9	<b>13</b>			14		