

erating System IIIT Kalyani 2 Memory is Shared

- In a computing system the CPU is shared between processes (threads).
- It is necessary to keep images of different processes in the main memory a .
- So the main memory is also shared among different processes (threads).

 $\begin{array}{c} 1 \ \hline 0 \ \hline 0 \end{array}$ ery ^aIt will be very costly in terms of time to load the process image during every context switch.

erating System IIIT Kalyani 3

Memory is Shared Memory is Shared

- The logical memory space available to each process on ^a particular system is almost identical.
- It is necessary to map different logical spaces to different parts of the main memory.
- $\overline{}$ \int • Every logical address generated by the CPU is translated to the corresponding physical memory address.

erating System IIIT Kalyani 4 Memory is Shared

- If the translation of logical address to main memory address is slow, the performance of the system will be poor.
- It is also necessary to protect the image of one process against any attempt to tamper it by another process.
- $\begin{array}{c} \begin{array}{c} \end{array} \end{array}$ $\begin{pmatrix} 0 \\ 1 \end{pmatrix}$ • No user process should be allowed to modify the translation data.

erating System IIIT Kalyani 5 Memory is Shared

- There are also other issues e.g. whether the whole or some parts of a process image should be kept in the main memory at any point of time.
- $\overline{}$ \int • If the whole image is kept in the main memory, ^a fewer number of processes can be simultaneously accommodated in the main memory.

erating System IIIT Kalyani 6
Memory is Shared Memory is Shared

- If only the currently active parts of the images are kept in the main memory a, it will be necessary to bring the other parts (data or code) in the main memory as and when required. That requires access to backup store.
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ \int • But transferring data from the backup store to main memory is ^a slower process.

^aOther parts are in the storage device e.g. disk.

erating System IIIT Kalyani 7

Memory is Shared Memory is Shared

- Moreover the main memory may be already full and it will be necessary to free some part of it.
- There should be some protocol to select a block of memory to free.
- $\overline{}$ \int • A selected block to be removed might have been modified (dirty) and it is necessary to write it back in the backup store.

- When a process tries to access a logical address that is currently not present in the main memory, there will be a memory exception.
- $\overline{}$ ∴
ノ • The process cannot complete the offending instruction and switches to the kernel mode.

erating System IIIT Kalyani 9

Memory Fault Memory Fault

- The kernel initiates the loading of the required portion of the logical space from the backup store to the main memory and the process is suspended.
- Once the required memory is loaded, the process is ready for execution.
- $\overline{}$ \bigcup • When it is scheduled, it starts running from the offending instruction.

^bThe logical address a_h is mapped to base + limit.

- Consider a process P_2 whose range of logical address is 0 to a_h .
- It is loaded in the main memory starting from the address 4096.
- $\overline{}$ • The base register is loaded with 4096 and the limit register is loaded with $4096 + a_h$.

 \int

 $\overline{}$ \bigcup • The main memory address is compared with the value stored in the limit register.

^aFor the preempted process. ^bFor the scheduled process.

^aThis can be done through the free blocks itself forming ^a linked list.

block is of smallest size.

corresponding base + limit registers.

- When a scheduler decides a context-switching, it invokes the dispatcher.
- The dispatcher picks the next process from the ready queue.
- $\overline{}$ \int • If its image is already there in the memory, the execution may start immediately.

erating System IIIT Kalyani 29 Swapping of Process Image

- If it is not, the dispatcher tries to find a free memory block to load the process image.
- If no such free block is available, a process image of suitable size from the main memory is swapped out^{a} to the backing store.
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ • The selected process image is loaded in the newly created free memory block.

^aSelection of ^a process for swapping is decided by some algorithm.

 \int

 $\overline{}$ • Even in the swap area of the backing store there will be external fragmentation problem.

 \int

erating System IIIT Kalyani 31 Segmented View of Memory

- The logical memory space of a process is divided in several parts e.g. code segment, data segment, stack segment, heap (data segment allocated at run time), shared library, shared memory etc.
- $\overline{}$ $\begin{pmatrix} 1 \\ -1 \end{pmatrix}$ • It is possible to divide the logical space into these segments and map each segment to different contiguous main memory locations.

erating System IIIT Kalyani 32 Segmented View of Memory

- Dividing the logical space in smaller segments has its advantages. The required size of memory block for each segment will be smaller.
- This may reduce the possibility of external fragmentation.
- $\overline{}$ • Each segment can have different types of permissions e.g. $r-x$, $rw-$, $r--$ etc.

 $\overline{}$

 \int

erating System IIIT Kalyani 33 Segmented View of Memory

- There may be shared segments between processes.
- All segments need not be present in the main memory a .
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ • In this scheme a logical address has two components, a segment address (l_s) and an offset (l_o) within a segment.

 $\overline{}$

 \int

^aLoaded on demand.

erating System IIIT Kalyani 34 Segmented View of Memory

- But then each segment requires its own base and limit registers.
- There is a segment table per process. The segment address part of the logical address (l_s) is used to access the segment table.
- $\overline{}$ \int • Each entry in the segment table has a base address of the segment in the main memory (s_b) and its size or limit (s_l) .

the main memory address.

 $\overline{}$ $\begin{bmatrix} 1 \\ 2 \end{bmatrix}$ • Otherwise there will be memory access fault.

- If the segment table is stored in the memory, then for each logical memory access there are two main memory access.
- The first one is to access the segment table in the memory, and the second one is to access the actual data or instruction.
- $\begin{array}{c} \begin{array}{c} \end{array} \end{array}$ $\left(\begin{matrix} 1 \\ 1 \end{matrix}\right)$ • This will slowdown the process considerably.

erating System

IIIT Kalyani 39

Second Microsoft Merceurs Segmented View of Memory

- One way to achieve faster address translation is to keep relevant segment table entries in ^a fully associative cache memory a in the memory management unit.
- $\begin{pmatrix} -1 \\ -1 \end{pmatrix}$ \int • Most of the time the translation will be through the entries present in the cache and will be fast.

^aNot to be confused with the cache memory in the memory hierarchy.

- If a segment entry is not available in the segment table cache, the segment table in the main memory is accessed for translation.
- This entry will also be loaded in the segment table cache to make subsequent translations $\operatorname{faster}^{\operatorname{a}}$.

 \int

 $\begin{array}{|c|} \hline \hline \hline \hline \end{array}$

^aWe shall discuss about the cache in detail in connection to paging.

- Though segmentation divides the logical address space, it cannot avoid external fragmentation.
- $\overline{}$ \int • Also segments are of different sizes which makes loading a segment, and housekeeping of free and occupied memory slots more difficult.

Segmentation to Paging

- An alternate scheme called paging has become more popular. All pages are of equal size.
- $\overline{}$ \int • There is no external fragmentation in paging, but there may be loss of memory due to partly occupied page, known as internal fragmentation.

Basic Paging

- The main memory is divided into fixed size blocks known as page frames.
- The logical address space is divided in equal size blocks called pages.
- $\overline{}$ • When a process image is loaded, its pages are loaded in free page frames of the main memory.

 $\overline{}$

 \int

- For each process there is a kernel data structure called ^a page-map table or page table a .
- The page table of a process translates a valid logical address to the main memory address.

 \bigcup ^aThere are schemes where a global page table for the entire system is used.

erating System IIIT Kalyani 45 Page Fault

- If the logical address is invalid or the page is not present in the main memory, then it can be detected from the page table.
- This event generates a page fault exception. Different actions are taken by the OS kernel depending on the situation a .

fra
the $\begin{pmatrix} \text{age} \ \text{om} \ \end{pmatrix}$ ^aIf the page is invalid it is a memory violation. Otherwise an empty page frame may be allocated to the process. The new page frame may be loaded from the backing store e.g. file system or swap area etc.

Lect 6 **Goutam Biswas**

 $\begin{array}{|c|} \hline \hline \hline \end{array}$ table that stores the base address of the page frame holding the page a .

 \int

^aProvided it is valid and present.

process. We shall see solutions for this.

Lect 6 Goutam Biswas

Page Mapping: an Example

- Consider a logical address 0x12345678.
- The offset within a page is $0x678 = 0110$ 0111 1000B.
- The page number is $0x12345 = 00010010$ 0011 0100 0101.

 $\overline{}$

 \int

erating System IIIT Kalyani 53 Page Mapping: an Example

- Let the page table entry corresponding to this page number be 0x87654321. The least significant 20-bits specifies the base address a of the page frame.
- Let the page frame base address be 0x54321000.
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ \int • The main memory address corresponding to the logical address is 0x54321678.

^aMost significant 20-bits.

Page Mapping: an Example

- Other 12-bit of the page table entry are used to store different information about the page e.g. page valid, page present, page CoW, r-w-x permissions etc.
- $\overline{}$ \int • If the page is not present in main memory, the lower order 20-bits may store information about its location in the backup store.

^aOther page sizes are also possible.

Page Table: Linux on x86-64

- Given a logical address (A) (say of a variable), we can find its page number by $p_n = A/p_s$, where p_s is the page size.
- $\overline{}$ • The offset of the corresponding page table entry is t_o = $p_n \times e_s$, where e_s is the entry size.

 $\overline{}$

 \int

- Allocation of a page in page frames is simple as each page is of same size.
- There is no external fragmentation. But a few pages per process may not be completely full (internal fragmentation)^a .

 \int

 $\overline{}$

^aAny access to that logically empty part is difficult to restrict.

erating System IIIT Kalyani 59 Advantages of Paging

- Shared memory among processes is easy to implement in ^a paged memory management system. Shared main memory frames can be attached to logical pages of different processes.
- $\overline{}$ e
ノ • If the code is not self-modifying (re-entrant) it can also be shared. OS kernel can ensure that the permission for pages of shared code is read and execute.

Advantages of Paging

- In general access restrictions can be enforced for every page through the page table.
- $\overline{}$ \int • A page table entry not only contains the mapping to the main memory address, but also bits are kept for access permissions and other information.

Address Translation by Page Table

There are several issues in connection to the page table and address translation.

- The first question is where to keep the page table and how to organize it.
- $\overline{}$ • Then what will be the time penalty for address translation and how to reduce it.

 \int

erating System IIIT Kalyani 62 Page Table in Hardware

- If the logical address space is small and there are smaller number of page frames, the page table can be stored in the memory management unit (MMU).
- Consider the the case of PDP-11 (DEC) where the logical address was 16-bit, and the page size was 8 KB.
- $\begin{array}{c} \begin{array}{c} \end{array} \end{array}$ • So there are only eight (8) page frames.

 $\overline{}$

 \int

- The 8-entry page table was stored in the hardware, which will be saved and loaded by the Kernel during contest- switching^a .
- In this case the address translation will be fast, and the penalty is little.

 \int

 $\overline{}$

^aMust be done by privileged instructions.

erating System IIIT Kalyani 64 Large Page Table per Process

- But in a modern CPU the size of a page table is much larger. Assuming the size of page frame to be 4 KB.
- On a 32-bit architecture, the number of pages are $2^{20}.$
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ \int • On a 48-bit logical address e.g. $x86-64^a$, the number of pages are 2^{36} .

^aHigher order 16-bits are not used.

Large Page Table per Process

- In case of 32-bit architecture, assuming 4-bytes for each page table entry, the size of the page table (per process) is ⁴ MB.
- $\overline{}$ \int • In case of 48-bit logical address, assuming 8-byte for each page table entry, the size of the page table is $\frac{1}{2}$ TB.

erating System IIIT Kalyani 66 Page Table in Memory

- A page table of such ^a large size cannot be stored in the MMU hardware.
- Even if the whole page table is stored in the memory, it will occupy a large portion of it.
- $\overline{}$ • For 32-bit address space the full table occupy 1K page frames, and for 48-bit address space it will occupy ¹²⁸ ^M page frames, per process.

 $\overline{}$

 \int

^aThere are large 'holes' in the logical address space.

32-bit Two-Level Paging: an Example

- The 32-bit logical address is translated to main memory address using ^a 2-level page table.
- $\overline{}$ \int • The top level is called ^a page directory. Its size is 4KB and there are 1K entries each of size 4B.

erating System IIIT Kalyani 71

1920- Tanggal Parties of Tanggal Parti 32-bit Two-Level Paging: an Example

- The base address of the page directory is stored in ^a MMU register called the page directory base register (PDBR) a .
- The higher order 10-bits of the logical address provides the offset within the page $\text{directory}~(PDBR + 4 \times a_{31} \cdots a_{22}).$
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ • Each page directory entry corresponds to 4 MB of logical space.

^aIt is called **cr3** in IA-32 architecture.

 \int

erating System IIIT Kalyani 74

1920- Tangkal Parties of Tangkal Parti 32-bit Two-Level Paging: an Example

- Both from the page directory and from the page table 20-bits of each entry are used as the base addresses^a of a page frame in the main memory, provided the portion of the page table and the page are present.
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ • Otherwise, if the page is valid, it may contains information about the location of the page in the backup store.

 \int

^aAligned to 4KB boundary.

- A page fault exception is generated if either the page is not valid or not present.
- $\overline{}$ • Following the exception, necessary actions are taken by the Kernel.

- The address of an instruction or of a data may generate ^a page fault exception.
- If it is a real memory access violation, the process may be terminated.
- $\overline{}$ \int • But there are other possibilities where a new page frame may be allocated to the process. And it may be loaded with data from the backup store.

- At times it may be necessary to suspend the process during the data read.
- But then the process is to be restarted from the instruction that has generated the page fault.
- $\overline{}$ • That requires some house keeping by the hardware and the page fault handler.

Note

- It is also possible that no free page frame is available to load the new page.
- It will be necessary to remove some of the existing pages to create space.
- But then the question is which page to remove, and what is to be done if the page is dirty.
- $\begin{array}{c} \begin{array}{c} \end{array} \end{array}$ • There are page replacement policies.

 \int

erating System IIIT Kalyani 79 Advantages of Hierarchy

- The hierarchical page table organization has tremendous advantage in terms of space usage per process.
- Only the top-level of the page table^a must be present in the main memory.
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ • Other levels may be absent (invalid) altogether or may be at the backup store and loaded on demand.

^aPage directory for 2-level or PML4E for 4-level for each process.

 $\overline{}$

Problem of Hierarchy

- Each logical memory access requires three (3) main memory access in case of 2-level page table and five (5) main memory access in case of 4-level page table.
- This is simply unacceptable.
- $\overline{}$ • The MMU architecture provides hardware support to solve the problem.

 $\overline{}$

- of locality.
- The number of pages accessed by a process during its CPU time slice is not too large.
- $\overline{}$ • Often a small portion of the page table is used for address translation during this period.

by the CPU is translated to the main memory addresses using the TLB.

 \int

✫ an ^aThis may be done by the hardware or by the OS kernel in response to an exception may be called ^a soft page fault.

- If no free slot of the TLB is available, some existing entry is removed to accommodate the new translation.
- The replacement policy may be least recently used (LRU), random, or round-robin (RR).

erating System IIIT Kalyani 86 Context-Switching

- At the time of context-switching the PTBR corresponding to the page table of the preempted process is saved.
- The new value of the page directory base address corresponding to the scheduled process is loaded in the PTBR.
- $\overline{}$ • TLB entries are invalidated as they correspond to the preempted process.

 $\overline{}$

erating System IIIT Kalyani 87 Context-Switching

- Some TLB stores an identifier of a process^a along with its translation entries.
- In such a case the logical address must contain the identifier of the generating process.
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ \int • A TLB entry is valid only if the current process identifier matches with the identifier of the TLB entry.

^aThis need not be the PID given by the OS kernel.

Context-Switching

• In ^a TLB with process identifier, it is not necessary to invalidate entries during context-switching.

 $\overline{}$

 \int

Inverted Page Table

- The logical address space of a modern processor is very large. So the possible number of pages are also large.
- Each page has an entry in the page table (for each process).
- $\overline{}$ \int • Many of these entries are actually invalid as there is no real page corresponding to it.

Inverted Page Table

- But large number of entries makes the size of page table per process rather large.
- Hierarchical page table organization solves this problem to some extent where lower label tables may be absent.
- $\overline{}$ • An Inverted page table is an alternate solution.

 $\overline{}$

erating System IIIT Kalyani 91 Inverted Page Table

- It is a global page table with each entry corresponds to ^a page frame of the main memory.
- Each valid entry of the table contains a logical page number and the corresponding process identifier.
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ • The base address of the page frame can be derived from the index of the page table^a

^abase address = index $\times k + c$.

 $\overline{}$

erating System IIIT Kalyani 92 Inverted Page Table

- The table is searched for a logical address along with the process identifier. The search naturally takes ^a long time.
- But most of the time the address translation takes place through the TLB cache and the table search is not necessary.
- $\overline{}$ • It is difficult to implement shared memory on an inverted page table.

 $\overline{}$

Memory Mapped File

- A disk file is accessed using IO system calls like open(), read(), write() etc.
- $\overline{}$ • But ^a file or ^a portion of it can also be mapped to the main memory and attached to the logical address space of one or more processes.

 \int

- Thereby a file IO can be done by access to the memory regions where it is attached.
- Data can be read, written and even execute. File can also be used for inter process communication.
- $\begin{array}{c} \begin{array}{c} \end{array} \end{array}$ • Following are a few examples.

erating System IIIT Kalyani 96
Memory Manned File: Read $\begin{pmatrix} 1 & 1 \\ 1 & 1 \\ 1 & 1 \end{pmatrix}$ $\overline{}$ \int Memory Mapped File: Read /* * memoryMapFile1.c++ maps a file to the address * process in read only mode * \$./a.out ./inData */ #include <iostream> using namespace std; #include <stdlib.h> #include <sys/types.h>

```
erating System IIIT Kalyani 97
\overline{\phantom{a}}\overline{\phantom{0}}\binom{n}{n}#include <sys/stat.h>
 #include <fcntl.h>
 #include <unistd.h>
 #include <sys/mman.h>
 int main(int ac, char *av[]){
      int fd, size;
      char *mapP;
      if(ac < 2)\{cerr << "File path not specified\n"|;
```
Operating System

```
erating System IIIT Kalyani 98
                                           \overline{\phantom{0}}\intexit(1);<u>}</u>
     fd = open(av[1], O_RDOMLY);if(fd == -1)cerr << "File open error\n";
       exit(1);<u>}</u>
     size = sysconf(_SC_PAGE_SIZE);
     mapP = (char * )mmap(0, size, PROT_READ, MAPif(mapP == MAP_FAILED){
        cerr << "Map failed\n";
```

```
\overline{\phantom{a}}exit(1);}
       cout << mapP << endl;
       close(fd);
       return 0;
 }
```


 $\sqrt{\frac{1}{\text{file}}}}$ nal ^aModifications, not applicable for this example, is not reflected in the original file.

- The call to **mmap** () returns the starting address of the attached memory location.
- The file can be read using this address.
- Finally we unmap and close the file.

Demand Paging

- The Kernel may load the complete process image while creating it. But that may lead to poor utilization of main memory for ^a large process.
- $\overline{}$ \int • An alternative is to make the lazy loading of the process pages on demand and also in anticipation.

Demand Paging

- But that requires swapping pages back and forth between the main memory and the backup store.
- There are mainly two places of the backup store from where this swapping takes ^place. They are the file system and the swap area.
- $\begin{array}{c} \begin{array}{c} \end{array} \end{array}$ \bigcup • Demand paging requires some support from hardware architecture.

Demand Paging: Page Table

- A valid page of ^a process may not be present in the main memory.
- Each page table entry may have another bit (present) to indicate the presence or absence of ^a valid page.
- $\overline{}$ $\begin{bmatrix} 1 \\ 2 \end{bmatrix}$ • It is also necessary to save the information about the location of the page in the backup store.

Demand Paging: Page Table

- If a page is absent from the main memory, the bits used to store the page-frame number in the entry are available.
- $\overline{}$ \int • These bits may be used to store the block number of the backup store where the page was swapped out or to be loaded from.

Demand Paging: Page Fault

- Page faults of ^a demand paging system are of at least of two different types.
- The page fault may be due to an attempt to access an invalid page by the process a .
- The page is valid but not present in the main memory.

 $\begin{array}{c} 1 \ \hline 0 \end{array}$ pt
 y ^aIt may be invalid due to several reasons - (i) not a valid address, (ii) attempt to write on ^a read-only page etc.

Demand Paging: Page Fault

- On any page-fault the state of the CPU^a is saved along with the address of the offending instruction and the offending address of data. The control is then transferred to the kernel.
- If the offending address is invalid, the process is terminated.

^aThe state before the execution of the current instruction.

 \int

 $\begin{array}{|c|} \hline \hline \hline \hline \end{array}$
Demand Paging: Page Fault

- If the address is valid but the corresponding page is not present in the main memory, following actions are initiated by the page-fault handler.
- A page-frame is obtained from the the list of free page-frames a .

 \int

 $\begin{array}{|c|} \hline \hline \hline \hline \end{array}$

^aIf there is no page-frame free, some occupied frame is to be replaced.

Demand Paging: Page Fault

- The operation of loading the page, may be spread over several disc blocks, from the file system or the swap area is initiated.
- As the disk IO is a much slower operation, the process is suspended.
- $\overline{}$ \bigcup • Once the page is loaded in the frame, the kernel updates the page-table data structure and changes the process state to ready.

- If there is no free page-frame available, one of the occupied frames is to be freed. The question is which one.
- Different page replacement algorithms are proposed. But there are two essential issues.

 $\overline{}$

Demand Paging: no Free Page-frame

- The kernel must decide the number of pages for ^a process to be present in the main memory. This determines the degree of multi programming.
- $\overline{}$ \int • The kernel also have a policy to select a page frame to replace when there is no free frame available. The policy may be local to ^a process or may be system wide.

^aIndicated by the dirty bit of the page table entry. ^bThe process can be expedited using a free page frame list.

- Page replacement has an impact on the performance on the computing system.
- If the replaced page is referenced immediately, there will be ^a page fault and the replaced page is to be brought back to memory by replacing another page.
- $\overline{}$ \bigcup • Very frequent page replacement may lead to ^a phenomena called thrashing.

- \bullet Let the memory access time be m and page-fault handling time be f.
- If the probability of page-fault is $p, 0 \le p \le 1$, the average memory access time $a=(1-\alpha)$ $p)m+f$
- $\overline{}$ \int • Typically the value of m is in the order of 10 's of nanoseconds and f is of the order of milliseconds.

- The oldest page brought into the memory will be replaced.
- A queue of page frames in the order of their loading is maintained.
- $\overline{}$ \int • When required, a page from the front of the queue will be replaced.

Page Replacement Algorithm: FIFO

- The problem is, an active page loaded long back may be replaced. An immediate subsequent access to it will give rise to a new page fault.
- $\overline{}$ \int • The algorithm shows a peculiar behavior known as Belady's anomaly. The number of page faults increases for some sequence of page references even with the increase of page frame numbers.

- If the complete sequence of page references is known, then for ^a fixed number of page frames, there is an algorithm that gives lowest number of page faults.
- $\overline{}$ • A page that will not be referenced for the longest time in future is replaced.

on the system.

 $\overline{}$ • It is mainly used to compare other replacement algorithms.

Page Replacement Algorithm: LRU • The LRU (least recently used) algorithm works on assumption that a page referenced long back may not be referenced in near

- future.
- $\overline{}$ \int • Each page frame may be associated with a time stamp. When ^a page is referenced, the time stamp is updated.

- The page with the oldest time stamp is replaced when required.
- The main problem of implementation is the fast update of time stamp on each reference to ^a page, and search for the page with the oldest time stamp.
- $\overline{}$ • Its implementation requires architectural support.

Lect 6 Goutam Biswas

LRU Implementation: I

- A time stamp field is associated with each page table entry. It is updated every time the page is referenced.
- $\overline{}$ \int • There may be a logical clock or counter available in the CPU. Which is incremented on every memory reference and its value is written in the time stamp field of the corresponding page.

- Most address translations are through the TLB.
- What happens when there is a context switch.
- It takes time to find the LRU page when a page replacement is required a .

^aThe page with oldest time stamp may not be in the main memory.

 $\overline{}$

 \int

 $\begin{array}{|c|} \hline \hline \hline \hline \end{array}$

LRU Implementation: II

- A stack-like data structure may be used to keep track of page usage.
- The bottom of the stack holds the LRU page, and the top of the stack holds the most recently used page.
- $\overline{}$ \bigcup • When a page is referenced, it is taken out from the middle of the stack and put on the top of it.

LRU Implementation: II

- It is costly to update the page reference stack and makes it useless without any architectural support.
- But no search is required to locate the LRU page during ^a page replacement.
- $\overline{}$ • MMU Architecture provides a very limited support in the form of reference bit(s), insufficient for LRU implementation.

Reference Bit(s) • There is a reference bit with every entry of the page table. They are set to zero (0) when a process is created.

- Every time ^a page is referenced, the corresponding reference bit is set to one (1).
- $\overline{}$ • The simplest page replacement algorithm will replace a page of reference bit zero (0) .

 $\overline{}$

- The kernel may maintain a list of 8-bit counters (C_k) for each valid page P_k of a process. Counters are initialized to 0000 0000 when ^a process is created.
- $\begin{pmatrix} \frac{1}{2} & \frac{1}{2$ \int • These data structure is updated after a regular interval (I_j) of the order of the CPU time quantum of a process^a .

^aDuring context switching.

- At the end of the interval I_j , the counter C_k is shifted right by 1-bit ^a and the reference bit of the page P_k is copied to the most significant bit (b_7) of C_k .
- $\begin{array}{|c|} \hline \hline \hline \end{array}$ \int • The counter C_k maintains the reference history of P_k through the last eight intervals with a higher weight for more recent intervals.

^aThe least significant bit is discarded.

Better Ordering Using Reference Bits

- If there are *n* pages, $\{P_0, \cdots, P_{n-1}\}$, then a page corresponding to $\min\{C_0, \cdots, C_{n-1}\}$ is ^a 'LRU' page.
- There may be several pages with same C_k value and which one to replace is to be decided.
- $\overline{}$ • It also takes time to search for the least C_k from the page reference list.

Modified FIFO using Reference Bit

- The reference bit can be used to modify FIFO algorithm in a simple way.
- If a page at the head of the FIFO queue (circular), but its reference bit is one (1), it is be given ^a second chance.
- $\overline{}$ \int • The reference bit is cleared and the page is brought to the rear of the queue by advancing the head pointer.

- This algorithm can be modified further using the reference and dirty bits, (r, d) .
- There are four (4) possible situations and the best page to replace is the one where $(r = 0, d = 0).$

Free-Page Pool

- The kernel may maintain a steady free page frame pool.
- The page on demand will be loaded in one of the free pages frames from the pool.
- $\overline{}$ \int • The selected replaceable page will go back to the free page pool after write-back if necessary.

Bibliography

- 1. Operating System Concepts by Abraham Silberschatz, Peter B Galvin & Gerg Gagne, 9^{th} ed., Wiley Pub., 2014, ISBN 978-81-265-5427-0.
- 2. Operating Systems: Three Easy Pieces by Remzi H. Arpaci-Dusseau & Andre C. Arpaci-Dusseau Pub. Arpaci-Dusseau Books, LLC, 2008-19.
- 3. Beginning Linux Programming by Neil Mathew & Richard Stones, 3^{rd} ed., Wiley Pub., 2004, ISBN 81-265-0484-6.
- 4. Understanding the Linux Kernel by Daniel P Bovet & Marco Cesati, ³rd ed., O'Reilly, ISBN 81-8404-083-0.
- $\begin{array}{c} \begin{array}{c} 5 \end{array} \ \end{array}$ 5.

heory https://github.com/0xAX/linux-insides/blob/master/Theory/Paging.md