



## How it started!




- Gateway Design Automation
- Cadence purchased Gateway in 1989.
- Verilog was placed in the public domain.
- Open Verilog International (OVI) was created to develop the Verilog Language as IEEE standard.

## The Verilog Language




- Originally a modeling language for a very efficient eventdriven digital logic simulator
- Later pushed into use as a specification language for logic synthesis
- Now, one of the two most commonly-used languages in digital hardware design (VHDL is the other)
- Virtually every chip (FPGA, ASIC, etc.) is designed in part using one of these two languages
- Combines structural and behavioral modeling styles

#### Concurrency




- Verilog or any HDL has to have the power to model concurrency which is natural to a piece of hardware.
- There may be pieces of two hardware which are even independent of each other.
- Verilog gives the following constructs for concurrency:
  - always
  - assign
  - module instantiation
  - non-blocking assignments inside a sequential block

#### However...



- The simulating machine is sequential.
- no-matter how many processors I have, I can write one more process which also have to be simulated concurrently.
- So, the processes are scheduled sequentially so that we have a feeling of parallelism:
  - like the desktop of our PC where we may open an editor, a netscape and so on. We have a feeling that they are executed parallely, but in reality there is a serialization involved.

#### Race...





- So, always blocks (for example) are parallel...
- Even though they are not actually.
- So, which always block gets executed first? My simulation results will depend upon that!
- Standards do not say anything.
- It may be that the last always block is executed first...
- and so we have race!


#### How do we overcome race?


- We shall see in the class...
- Try to think of a clean hardware and you will not have race


#### **Multiplexer Built From Primitives**






















# Verilog Data Types



- Nets: wire, supply1, supply0
- reg
- wire:
- i) Analogous to a wire in an ASIC.
- ii) Cannot store or hold a value.
- Integer

#### The reg Data Type




- Register Data Type: Comparable to a variable in a programming language.
- Default initial value: 'x'
- module reg\_ex1; reg Q; wire D; always @(posedge clk) Q=D;
- A reg is not always equivalent to a hardware register, flipflop or latch.
- module reg\_ex2; // purely combinational reg c; always @(a or b) c=a|b; endmodule

#### Difference between driving and assigning

- Programming languages provide variables that can contain arbitrary values of a particular type.
- They are implemented as simple memory locations.
- Assigning to these variables is the simple process of storing a value into the memory location.
- Verilog reg operates in the same way. Previous assignments have no effect on the final result.

#### Example



module assignments; reg R; initial  $R \le #203$ ; initial begin R=5; R=#35 2; end initial begin R<=#100 1; #15 R=4; #220; R=0; end endmodule

The variable R is shared by all the concurrent blocks.

R takes the value that was last assigned.


This is like a hardware register which also stores the value that was last loaded into them.

But a reg is not necessarily a hardware register.

#### Wire: helps to connect

- Consider a set of tristate drivers connected to a common bus.
- The output of the wire depends on *all* the outputs and not on the last one.
- To model connectivity, any value driven by a device must be driven continuously onto that wire, in parallel with the other driving values.

## Code



module simple(A,B,C,sel,Z); input A, B, C; input [1:0] sel; output Z; reg Z; always @(A or B or C or SEL) begin 2'b00: Z=1'bz; 2'b01: Z=A; 2'b10: Z=B; 2'b11: Z=C; endcase end endmodule Inferred as a multiplexer. But we wanted drivers!

 module simple(A,B,C,sel,Z); input A, B, C; input [1:0] sel; output Z;


assign Z=(SEL==2'b01)?A: 1'bz; assign Z=(SEL==2'b10)?B:1'bz; assign Z=(SEL==2'b11)?C:1'bz;

endmodule

Dept of CSE, IIT Madras


20

#### Numbers




- Format of integer constants: Width' radix value;
- Verilog keeps track of the sign if it is assigned to an integer or assigned to a parameter.
- Once verilog looses sign the designer has to be careful.

## Hierarchy



- Module interface provides the means to interconnect two verilog modules.
- Note that a reg cannot be an input/ inout port.
- A module may instantiate other modules.






• Instances of

```
module mymod(y, a, b);
```


• Lets **instantiate** the module, mymod mm1(y1, a1, b1);

// Connect-by-position

```
mymod mm2(.a(a2), .b(b2), .y(c2)); // Connect-by-name
```




#### Procedures



- A Procedure is an always or initial statement or a function.
- Procedural statements within a sequential block executes concurrently with other procedures.

### Assignments




- module assignments


   // continuous assignments
   always // beginning of a procedure
   begin //beginning of a sequential block
   //....Procedural assignments
   end
   endmodule
- A Continuous assignment assigns a value to a wire like a real gate driving a wire.

```
module holiday_1(sat, sun, weekend);module holiday_2(sat, sun, weekend);input sat, sun; output weekend;input sat, sun; output weekend;// Continuous assignmentreg weekend;assign weekend = sat | sun;always @(sat or sun)endmoduleweekend = sat | sun; // ProceduralDept of CSE, IIT Madras26
```


Blocking and Nonblocking Assignments




- Blocking procedural assignments must be executed before the procedural flow can pass to the subsequent statement.
- A Non-blocking procedural assignment is scheduled to occur without blocking the procedural flow to subsequent statements.



#### Nonblocking Looks Like Latches



RHS of nonblocking taken from latches  $\bullet$ RHS of blocking taken from wires • " a = 1; b а " b = a; c = b;а a <= 1; " b <= a; b " c <= b; С Dept of CSE, IIT Madras 29




Dept of CSE, IIT Madras

end

Uses old values.

#### Order dependency of Concurrent Statements


- Order of concurrent statements does not affect how a synthesizer synthesizes a circuit.
- It can affect simulation results.



## Explanation of the mismatch

- The actual circuit is a *concurrent* process.
- The first and second flip flop are operating parallel.
- However if the simulator simulates CONCURR\_1 block before CONCURR\_2, we have an error. Why?
- So, how do we solve the problem?

#### Solution



 always @(posedge clock) begin Y1<=A;</li>


Y2<=0;

else


With non-blocking assignments the order of the assignments is immaterial...

#### end


#### Parameterized Design



- module vector\_and(z, a, b);
   parameter cardinality = 1;
   input [cardinality-1:0] a, b;
   output [cardinality-1:0] z;
   wire [cardinality-1:0] z = a & b;
   endmodule
- We override these parameters when we instantiate the module as: module Four\_and\_gates(OutBus, InBusA, InBusB); input [3:0] InBusA, InBusB; output[3:0] OutBus; Vector\_And #(4) My\_And(OutBus, InBusA, InBusB); endmodule



#### Function Examples Controllable Shifter




```
module shifter;
`define LEFT SHIFT
                         1'b0
`define RIGHT SHIFT
                         1'b1
reg [31:0] addr, left addr,
   right_addr;
reg control;
initial
begin
   ...
end
always @(addr)begin
  left addr =shift(addr,
   `LEFT SHIFT);
  right addr
   =shift(addr, `RIGHT SHIFT);
end
```


Dept of CSE, IIT Madras

```
function [31:0]shift;
input [31:0] address;
input control;
begin
    shift = (control==`LEFT_SHIFT)
    ?(address<<1) : (address>>1);
end
endfunction
endmodule
```

37




# Looking back at our multiplexer



assign out = select ? in1 : in0;

#### TestBench of the Multiplexer




```
    Testbench
module testmux;
reg a, b, s;
wire f;
reg expected;
```


```
mux2 myMux (.select(s), .in0(a), .in1(b), .out(f));
```

```
initial
```

```
begin
    s=0; a=0; b=1; expected=0;
#10 a=1; b=0; expected=1;
#10 s=1; a=0; b=1; expected=1;
end
initial
$monitor(
    "select=%b in0=%b in1=%b out=%b, expected out=%b time=%d",
    s, a, b, f, expected, $time);
endmodule // testmux
```




## Car Controller Coding



```
module fsm_car_speed_1(clk, keys, brake, accelerate,
    speed);
input clk, keys, brake, accelerate;
output [1:0] speed;
reg [1:0] speed;
parameter stop = 2'b00,
```

```
slow = 2'b01,
mdium = 2'b10,
fast = 2'b11;
```


## Car Controller (contd.)



else if(brake) case(speed) stop: speed = stop; slow: speed = stop; mdium: speed = slow; fast: speed = mdium; endcase else speed = speed; end

#### endmodule

## A Better Way!



- We keep a separate control part where the next state is calculated.
- The other part generates the output from the next state.
- We follow this architecture in the coding of any finite state machines, like ALU, etc. ( to be discussed later)


```
module fsm_car_speed_2(clk, keys,
    brake, accelerate, speed);
input clk, keys, brake, accelerate;
output [1:0] speed;
reg [1:0] speed;
reg [1:0] newspeed;
parameter stop = 2'b00,
    slow = 2'b01,
    mdium = 2'b10,
    fast = 2'b11;
```

```
always @(keys or brake or
accelerate or speed)
begin
case(speed)
stop:
if(accelerate)
newspeed = slow;
```

else newspeed = stop; slow: if(brake) newspeed = stop; else if(accelerate) newspeed = mdium; else newspeed = slow; mdium: if(brake) newspeed = slow; else if(accelerate) newspeed = fast; else newspeed = mdium; fast: if(brake) newspeed = mdium; else newspeed = fast; default: newspeed = stop; endcase end

always @(posedge clk or negedge keys) begin if(!keys) speed = stop; else speed = newspeed; end endmodule

Conclusion : Write codes which can be translated into hardware !



The following cannot be translated into hardware(non - synthesizable):

- Initial blocks
  - Used to set up initial state or describe finite testbench stimuli
  - Don't have obvious hardware component
- Delays
  - May be in the Verilog source, but are simply ignored
- In short, write codes with a hardware in your mind. In other words do not depend too much upon the tool to decide upon the resultant hardware.
- Finally, remember that you are a better designer than the tool.