





1. The MOS Switch operating modes are cutoff and saturation.

2. OR gate:



Sizing : Pull up resistance $\propto 2 \cdot \left(\frac{2}{4}\right) = 1R$
 Pull down resistance $\propto 1R$.


Worst case Rise time/Fall time



$3(f+1)C$.

$$\begin{aligned}
 t_r &= \frac{R}{2} \left(\frac{2}{4}C\right) + R(4C + 2C + 3f + 3)C \\
 &= R(2C + 4C + 2C + 3f + 3)C \\
 &= R(11C + 3fC) = (11 + 3f)\tau
 \end{aligned}$$

Fall



$$t_f = R c (2 + 4 + 3f + 3)$$
$$= R c (9 + 3f) = (9 + 3f) \tau.$$

(while considering the worst case fall time,
we have to consider that $A=0, B=1$)

Bifurcate the net in steps of $3/4$.


3 a) Data path elements:

Left shifter, Right Shifter, Comparator,
Subtractor, switch, multiplexer.

b) gcd (in: u, v , out: z)
register XR, YR ;

$$XR = u;$$

$$YR = v;$$



while ($X_R \neq Y_R$) do begin.

if ($X_R[0] = 0 \wedge Y_R[0] = 0$)

{
 $X_R = \text{leftshift}(X_R);$
 $Y_R = \text{leftshift}(Y_R);$
 $\text{count} = \text{count} + 1;$

}

else if ($X_R[0] = 1 \wedge Y_R[0] = 0$)

{
 $Y_R = \text{leftshift}(Y_R);$

else if ($Y_R[0] = 1 \wedge X_R[0] = 0$)

{
 $X_R = \text{leftshift}(X_R);$

else if ($Y_R[0] = 1 \wedge X_R[0] = 1$)

{ if ($X_R \geq Y_R$)

{
 $X_R = X_R - Y_R;$
 $X_R = \text{leftshift}(X_R);$

}

else





{
 $Y_R = Y_R - X_R;$
 $Y_R = \text{leftshift}(Y_R);$

}

}

end

$$Z = 2^{\text{count}} (X_R)$$




(0) $X \geq Y$
 $X - Y$
leftshift
leftshift
leftshift

Inputs: $(X_R = Y_R)$ | Input 3: $Y_R(0)$
 Input 2: $X_R(0)$ | Input 4: $X_R \geq Y_R$

	0	100	101	110	111	$ls(X_R)$	$ls(Y_R)$	load- XY	load- X_R	load- Y_R	load counter	XY	load after sub	load after sub
S_0	S_5	S_1	S_2	S_3	S_4	0	0	1	1	1	0	0	0	0
S_1						1	1	0	1	1	1	0	0	0
S_2						0	1	0	0	1	0	0	0	0
S_3						1	0	0	1	0	0	0	0	0
S_4						$X_R > Y_R$ 1	0	0	1	0	0	0	1	0
						$X_R < Y_R$ 0	1	0	0	1	0	0	0	1
S_5	S_5	S_5	S_5	S_5	S_5	0	0	0	0	0	0	0	0	0

State n/c is a ~~mealy~~ ^{mealy} machine



e) left shifter:

assign $a = a \ll 1;$

right shifter

assign $a = a \gg 1;$


Comparator

if ($a > b$)
 out = 0;
 else
 out = 1;

Subtractor:

assign out = $a - b;$

Switch:



assign $c = (en) ? a : b;$
 assign $d = (en) ? b : a;$

MUX:

assign out = $(en) ? a : b;$

Control path
// next state

~~case (state)~~

always @ (state or in)
begin

case (state) :

~~S0:~~ if (!in[0])

next state = S5;

else if (in[0] && !in[1] && !in[2])

next state = S1;

else if (in[0] && !in[1] && in[2])

next state = S2;

else if (in[0] && in[1] && !in[2])

next state = S3;

else if (in[0] && in[1] && in[2])

next state = S4;

~~else~~

if (state == S5);

next state = S5;

end

// output logic

always@ (state or in)

begin

~~if~~

case (state)

S0: ^{begin} LSXR = 0;

LSYR = 0;

load u = 0;

load XR = 1;

load YR = 1;

incr counter = 0;

sub xy = 0;

load XR after sub = 0;

load YR after sub = 0;

end

S1: ^{begin} LSXR = 1;

LSYR = 1;

load u = 0;

load XR = 1;

load YR = 1;

incr counter = 1;

sub xy = 0;

load XR after sub = 0;

load YR after sub = 0;

end

S2: ^{begin} LSXR = 0;

~~LSYR = 1;~~ LSYR = 1;

load u = 0;

load XR = 0;

load YR = 1;

incr counter = 0;

sub xy = 0;

load XR after sub = 0;

load YR after sub = 0;

end

S3: begin

```
lsXR = 1;  
lsYR = 0;  
loadUV = 0;  
loadXR = 1;  
loadYR = 0;  
incrCounter = 0;  
subXY = 0;  
loadXRafterSub = 0;  
loadYRafterSub = 0;
```

end

S4: begin

if (in[4])

```
lsXR = 1;  
lsYR = 0;  
loadUV = 0;  
loadXR = 1;  
loadYR = 0;  
incrCounter = 0;  
subXR = 0;  
loadXRafterSub = 1;  
loadYRafterSub = 0;
```

else ~~if~~

```
lsXR = 0;  
lsYR = 1;  
loadUV = 0;  
loadXR = 0;  
loadYR = 1;  
incrCounter = 0;  
subXY = 0;  
loadXRafterSub = 0;  
loadYRafterSub = 1;
```

end

S5: begin

```
lsXR = 0;  
lsYR = 0;  
loadUV = 0;  
loadXR = 0;  
loadYR = 0;  
incrCounter = 0;  
subXY = 0;  
loadXRafterSub = 0;  
loadYRafterSub = 0;
```

end

endcase

end

// next state logic.

always@ (posedge clk or posedge rst)

begin

if rst

state = 3'b0;

else

state = nextstate;

end

4)

$$S[i] = a[i] \oplus b[i] \oplus c_{in}[i]$$

$$\Rightarrow c_{in}[i] = S[i] \oplus a[i] \oplus b[i]$$

$$\therefore c_{out}[i] = \text{maj}(a[i], b[i], c_{in}[i])$$


$$c_{out}[i] = a[i]b[i] + (a[i] + b[i])(S[i] \oplus a[i] \oplus b[i])$$


5)

a) Yes. /priority encoders/

b) None

c)	b = 1;	b = 1;
	a = 0;	a = 0;
	c = x;	c = x;





always @ (nstate or in)

begin

~~case (nstate)~~

~~if~~ if (in == 0 || in == 5)

nstate = ~~state~~ state;

else if (in == 1 || in == 6)

nstate = ~~state~~ state + 1;

else if (in == 2 || in == 7)

nstate = ~~state~~ state + 2;

else if (in == 3)

nstate = ~~state~~ state + 3;

else if (in == 4)

nstate = ~~state~~ state + 4;

~~end~~ if (state == 5 || state == 6 || state == 7)

nstate = 3'b0;

~~end~~

end

⑦ (a) (i) does not simulate when en changes


(i) responds to en having 0/1 logic value, but (ii) responds to $en = X$ also.

(b) (i) b is evaluated at time $t=0$ and assigned at $t=1$ to a .


a is evaluated at time $t=1$ and assigned at $t=3$ to c .

(ii) b is evaluated and assigned to a at time $t=1$ and

a is evaluated and assigned to c at time $t=3$.



Delayed Assignment



Delayed Evaluation