RTL and Gate Level Power Analysis Flow with Synopsis Tools

Secured Embedded Architecture Laboratory (SEAL)

Department of Computer Science and Engineering

IIT Kharagpur




Technology Used


Tools:

- Synopsys VCS Simulator.
- Synopsys Design Compiler.
- Synopsys PrimeTime.
- WaveView

Basic Flow



Detailed Flow



Example Waveform: Composite Field AESImplementation

- Input Files:
 - Composite field implementation of AES in Verilog.
 - Testbench in Verilog.

