AES_Comp_ENC_Serial Project Status | |||
Project File: | DRECON_AES.xise | Parser Errors: | No Errors |
Module Name: | AES_Comp_ENC_Serial | Implementation State: | New |
Target Device: | xc5vlx50-2ff324 |
|
|
Product Version: | ISE 12.4 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | ||||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
ISIM Simulator Log | Current | Fri Jun 13 19:21:20 2014 | |
WebTalk Report | Current | Sat May 31 21:42:26 2014 | |
WebTalk Log File | Current | Sat May 31 21:42:28 2014 |