





- Test Bench Organization and Design
- Test Scenarios, Assertions and Coverage
  - Checking and Coverage Analysis in relation to Specman

















- Encapsulates detailed operations among the test-bench and the device under verification as high level procedures
- High level bus instructions, instead of bit patterns, are issued
- Instructions are translated into lower level bit values and applied to the design
- Interactions between the test-bench and the DUT are at the transaction level














# Transactors using Verilog Task . task write\_memory; input [31:0] in\_address; input [31:0] in\_data; begin addresstemp <= in\_address; CS<=1'b0; #'ta WE <= 1'b0; dataread <= in\_data; #'tds WE <= 1'b1; CS <= 1'b1; end endtask</pre>
















# Initialization Hard coding initialization blocks in the testbench is not a good practice, instead describe methods initialize(...); Do not embed the test-bench initialization block into the DUT















#### Lab exercise


 Write an e module to call a verilog task to generate three clocks: Clock 1, 2 and 3.
 We do it so that, Clock 2 is a divided by 2 and Clock 3 is a multiplied by 2 clock...










































































#### Test Plan: Extracting Functionality from Architectural Specifications

- Represent a Digital System as a finite state machine:
  - Q<sub>0</sub>: Initial States
  - S: Valid Initial States
  - I: Valid Inputs
  - O: Valid Outputs
- X->Y|: Transition from X to Y under valid input I
- X=>Y|<sub>1</sub>: Sequence of transitions from X to Y under application of consequent inputs
- Ω is a don't care state











## **Possible Test Scenarios**

- Category 1: Give illegal inputs, like illegal address, consecutive data requests without a grant and see how the design responds.
- Category 2: Set the controller in an illegal state (may be an illegal op-code) and observe whether the controller detects and recovers from it.












- An assertion is combinational if all its terms are so; otherwise its sequential
- To code combinational assertions, only combinational logic is required
- To code sequential assertions, a FSM is required
- The time interval between the most past and the most future is known as the window of the expression





# Unknown Value


- Checking whether signal A is equal to x will not work, as none of the bits should be an unknown value.
- Trivial solution shall be to check each bit of A compared to 1'bx
- Better solution is to use a reduction xor operator
- By defn of xor, if one of the bits is x, so is the output.
- if(^A==1'bx) \$display("Unknown value");















### **Unclocked Timing Assertions**


- Ensure that S remains steady throughout the interval marked by events E<sub>1</sub> and E<sub>2</sub>. The assertion is active when start signal is high.
- Two named blocks are created : one waiting on E1 and the other waiting on E2. If the assertion fails before E2 arrives an error is displayed and block for E2 is disabled. If E2 arrives before any failure then block for E1 is disabled.








































































## Contd.

- Where to sample? Opcode of an instruction can be sampled at several paces: decoding unit, execution pipeline, program memory interface
- When to sample? Over sampling will make performance reductions. Under sampling means you can miss bugs.



## 100 % Functional Coverage

- ...means you have covered all of the coverage points you have included in the simulation.
- It makes no statement about the completeness of your functional coverage model.


## One case for cache coherency protocol


 One interesting scenario: Two processors A and B, have two separate caches. When A initiates a read and registers a miss in the cache, it snoops Processor B and asks it to look in its cache. If it is not there, B confirms A and asks main memory to send the data to A. Data is stored in the memory and marked as exclusive.

## Monitor

- Check whether its read request.
- If it so, check whether it is a hit in A's cache.
- If no, check whether it is a hit in B's cache.
- If no, emit an event that the scenario has occurred.
- Check whether data is marked exclusive.

Functional coverage 100 % will only ensure that the scenario I have told to be interesting has occurred. It will not check whether the scenario is correct or complete.





<pre>// One-hot states parameter [S4 : IDLE] IDLE_S = 1 &lt;&lt; IDLE,</pre>		S1 = 1, // S2 = 2, // S3 = 3, // S4 = 4; //
<pre>input clk_i, rst_i, in1, in2, in3, in4, in5, in6, in7, in8, in9; // Output Declarations output [S4 : IDLE] out; // Output Registers reg [S4 : IDLE] out; // Internal Register Declarations reg [S4 : IDLE] tmp_out; // State Registers</pre>		ter $[S4 : IDLE]$ IDLE_S = 1 << IDLE, S1_S = 1 << S1.
<pre>// Output Declarations output [S4 : IDLE] out; // Output Registers reg [S4 : IDLE] out; // Internal Register Declarations reg [S4 : IDLE] tmp_out; // State Registers</pre>	//	Input Declarations
output [S4 : IDLE] out; // Output Registers reg [S4 : IDLE] out; // Internal Register Declarations reg [S4 : IDLE] tmp_out; // State Registers	input	clk_i, rst_i, in1, in2, in3, in4, in5, in6, in7, in8, in9;
<pre>// Output Registers reg [S4 : IDLE] out; // Internal Register Declarations reg [S4 : IDLE] tmp_out; // State Registers</pre>	//	Output Declarations
reg [S4 : IDLE] out; // Internal Register Declarations reg [S4 : IDLE] tmp_out; // State Registers	output	[S4 : IDLE] out;
<pre>// Internal Register Declarations reg [S4 : IDLE] tmp_out; // State Registers</pre>	//	Output Registers
reg [S4 : IDLE] tmp_out; // State Registers	reg	[S4 : IDLE] out;
// State Registers	//	Internal Register Declarations
	reg	[S4 : IDLE] tmp_out;
<pre>reg [S4 : IDLE] next_state, current_state;</pre>	//	State Registers
	reg	<pre>[S4 : IDLE] next_state, current_state;</pre>


```
//----- Start of Code ------
// Combinational part of FSM
  always @(in1 or in2 or in3 or in4 or in5 or in6 or
in7 or in8 or in9 or current_state) begin
    case (1'b1) // synopsys parallel_case
      current_state[IDLE] : begin // State 1
        if (in1 && in2 && ~in3 && in4) begin
    next_state = S1_S;
         end
        else begin
          next_state = IDLE_S;
         end
      end
      current_state[S1] : begin // State 2
        if (~in1 || ~in2 || in5) begin
    next_state = S4_S;
         end
        else begin
if (in9) begin
            next_state = S2_S;
           end
           else begin
            next_state = S1_S;
           end
```


```
end
end
current_state[52] : begin // State 3
if (in1 && in2) begin
    if (in6 && in7) begin
    next_state = 53_5;
    end
    else begin
    next_state = 52_5;
    end
end
current_state[53] : begin // State 4
if (in1 && in2) begin
    next_state = 53_5;
end
else begin
    next_state = 54_5;
end
end
current_state[54] : begin // State 5
if (in8) begin
    next_state = IDLE_5;
end
end
default : begin
    next_state = 54_5;
end
end
default : begin
    next_state = IDLE_5;
// synopsys translate_off
$display (' FSM is in invalid state, switching to IDLE ");
// synopsys translate_on
end
end
end
end
default : begin
```


```
// Sequential part of FSM - Registering the outputs & state
    always @(posedge clk_i or negedge rst_i) begin
    if (~rst_i) begin
    out ~ = 5'b0_0000;
    current_state <= IDLE_S;
    end
    end
    out ~ = tmp_out;
    current_state <= next_state;
    end
    end

// Output generation
    always @(current_state) begin
    case (1'b1) // synopsys parallel_case
      current_state[S1] : tmp_out = 5'b0_0010;
      current_state[S2] : tmp_out = 5'b0_0110;
      current_state[S3] : tmp_out = 5'b0_0110;
      current_state[S4] : tmp_out = 5'b0_000;
      default : tmp_out = 5'b0_0001;
    endcase
    end
endmodule</pre>
```

Observe:
States: One-hot (inputs from RTL code) States: IDLE_S, S1_S, S2_S, S3_S and S4_S
$      Legal two state transitions: 12 (inputs from Bubble diagram) \\       Legal two state transitions: (state == IDLE_S and prev_state == IDLE_S) \\            (state == IDLE_S and prev_state == S4_S) \\            (state == S1_S and prev_state == S1_S) \\            (state == S2_S and prev_state == IDLE_S) \\            (state == S2_S and prev_state == S1_S) \\            (state == S3_S and prev_state == S1_S) \\            (state == S3_S and prev_state == S2_S) \\            (state == S4_S and prev_state == S2_S) \\            (state == S4_S and prev_state == S1_S) \\            (state == S4_S and prev_state == S3_S) \\                                   $
$\begin{array}{l} \mbox{Functional paths: 3 (inputs from Designer)} \\ \mbox{Functional paths: path1 - IDLE_S > S1_S > S4_S > IDLE_S \\ \mbox{path2 - IDLE_S > S1_S > S2_S > S4_S > IDLE_S \\ \mbox{path3 - IDLE_S > S1_S > S2_S > S3_S > S4_S > IDLE_S \\ \end{array}$
Complex States & its active inputs: 3 (inputs from RTL code) Complex States & its active inputs: IDLE_S; in1, in2, in3, in4 S1_S; in1, in2, in5, in9 S2_S; in1, in2, in6, in7










Covera	ige Groups	
cover clk using text = "on	ehot_moore_fsm5 coverage" is	{
// State coverage item state : _onehot_moore_fsm5≓ <mark>'current</mark>	:_state'.as_a(T_onehot_moore_1	fsm5);
not((state == IDLE_S	<pre>:ext = "2 state transitions", and prev_state == IDLE_S) and prev_state == S1_S) and prev_state == S2_S) and prev_state == S4_S) and prev_state == S1_S) and prev_state == S1_S) and prev_state == S2_S)</pre>	illegal = or or or or or or or or or


```
// Coverage for functional paths
cover e_path using text = "functional path coverage" is {
         item path1;
         item path2;
        item path3;
};
   // Expression coverage for complex conditions in
// the next state determining combinational logic
cover e_IDLE_S using text = "expression coverage at IDLE_S state" is
£
          item in1 : bit = 'in1';
item in2 : bit = 'in2';
item in3 : bit = 'in3';
item in4 : bit = 'in4';
   cross in1, in2, in3, in4;
};
   cover e_S1_S using text = "expression coverage at S1_S state" is {
          item in1 : bit = 'in1';
item in2 : bit = 'in2';
item in5 : bit = 'in5';
item in9 : bit = 'in9';
   cross in1, in2, in5, in9;
};
   cover e_S2_S using text = "expression coverage at S2_S state" is {
          item in1 : bit = 'in1';
item in2 : bit = 'in2';
item in6 : bit = 'in6';
item in7 : bit = 'in7';
  ..., ,
cross in1, in2, in6, in7;
};
}; -- onehot_moore_fsm5_cov
'>
```






	🗞 🚓 🛃 🔽 🚰 🏣 les Full Source Cross Config Rank	Close
Location: Overall/u_onehot_moore_fsm		7
→→     1000       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→     →       →→        →→	OTRUE 1 2 1	Hits / Goal
D path1	🚷 Ali 🛛 Tests: 1 👘 Con	italns: 2 Buckets Ready
Total occurrence of function		







File View Tools Options Hel	& & 2		Series and the series of the s				6	Close
Location: Write coverage data to a file							1 000	V CIOSE
🖃 🔾 🚺 🖓 Overall				in 9				
T-Q Session.start_of_t	30 Hits from 1 ti							
O 0.03 Session events     O 0.77 Uonehot_moore_	Grade 🗸 in1	Inz	in5	in9			Hits / Go	
H-Q 0.83 H u_onehot_moore_			Ins	insi			Hits J Go	
- 0 1.00 10 in 1 - 0 1.00 10 in 2	● <u>→</u> [[] ○ ● <u>→</u> → [[] ○	0	0	0	0		1	
	🛛 🔍 🛄 🔍	0	ĩ	1	0	D	1 🧑	
● 1.20 Im in4		1	-	-	0		1 🙍 1 🙋	
		1	0	0	1	27	1	
- 0 1.86 U5 in2	<ul> <li>↓)</li> <li>↓</li> <li>↓<!--</th--><th>1</th><th>0</th><th>1</th><th>1</th><th></th><th>1</th><th></th></li></ul>	1	0	1	1		1	
-0 1.80 🖸 ing					Ŷ	U.	- 🖗	
He cross_in1_ir								
Cross_in1_in2_in5_in9		🛃 Al	Tests: 1		Con	nains: B B	uckets	Ready
1-			_					, , , , , , , , , , , , , , , , , , ,
	Fig 7: Cross	Coverag	e for Inp	uts in	S1 S S	tate		
	-	-	-		_			
Active inputs combination	ns that hit at s	\$1_\$ (in1	, in2, in	5, in9)				
					(1,1,0			
					(1,1,0	,1).		

