



4

### **OVERVIEW**

Important Processor Organizations

### SHARED MEMORY VS DISTRIBUTED MEMORY

Classical parallel algorithms were discussed using the shared memory paradigm.

In shared memory parallel platform processors can communicate through simple reads and writes to a single shared memory.

- Shared memory platforms are easier to program.
- Unfortunately, the connection between the processors and the shared memory quickly becomes a bottleneck.
- Thus they do not scale to as many processors as distributed memory platforms, and becomes very expensive when the number of processors increases.

In distributed memory platforms, each processor has its own private memory.

• Processors need to exchange messages to communicate.

### **IMPORTANCE OF NETWORK TOPOLOGIES**

One cannot really design parallel algorithms without understanding

• the underlying parallel architectures and

• by means of which components are connected to each other.

# <section-header><text><text><text><text><list-item><list-item><list-item><list-item><text><text><text><text>

### **CRITERIA FOR COMPARISIONS**

**Diameter:** Largest distance between any pair of nodes in the network.

**Bisection Width:** Minimum number of edges that must be removed in order to divide the network into two halves of equal size, or size differing by at most one node.

**Number of edges per node** (degree of the network topology is the maximum number of edges that are incident to a node in the topology).

7

Maximum edge length





# <section-header><section-header><text><text><text><text><text>

5









### **CHARACTERISTICS**

As the rank number decrease, the widths of the wings of the butterflies increase exponentially.

 Thus the length of the longest network edge, increases with the number of network nodes.

Diameter with  $(k+1)2^k$  nodes is 2k.

Bisection width =  $2^k$ 







20

### DIAMETER

A k-bit integer can be transformed to another k-bit number by changing at most k bits (one bit at a time).

This corresponds to a walk across k edges in a hypercube.

### BISECTION WIDTH OF A HYPERCUBE

Realize all nodes can be thought of lying on one of 2 planes:

- Consider the t<sup>th</sup> bit position. Depending on whether it is 0 or 1, the node is in either plane.
- To split the network into two sets of nodes, one in each plane, we have to remove edges which connects these two planes.
- Remember: The labels of two nodes differ by exactly one bit change if they are connected by an edge.
- Thus every node in the 0-plane is connected to exactly one node in the 1-plane.
- Thus, there are 2<sup>k-1</sup>edges which connect these two planes (one edge for every pair of nodes).
- Bisection width is thus 2<sup>k-1</sup>

### NUMBER OF EDGES

Number of edges is  $k \cdot 2^{k-1}$  (the proof is left as an exercise)

### Comments:

- Bisection width is very high (half the number of nodes)
- Diameter is low
- Drawbacks:
  - Number of edges per node is a logarithmic function of the network size.
  - Maximum edge length increases as the network size increases.



### INTERCONNECT NETWORK TOPOLOGIES

Notation: Squares to represent processors and/or memories, circles to represent switches

Direct Topology: There is exactly one switch for each processor node

Indirect Topology: Number of switches is greater than the number of processor nodes

Certain topologies are direct, while others are indirect:

- The 2D mesh is almost always used as a direct topology
- Binary trees are always indirect topologies
- Butterfly networks are indirect topologies: processors are connected to rank 0, and either memory modules or switches back to the processors are connected to the last rank.
- Hypercubes are direct topologies



## VECTOR PROCESSORS AND PROCESSOR ARRAYS

Vector computer is a computer that has an instruction that can operate on a vector.

A pipelined vector processor is a vector processor that can issue a vector instruction that operates on all the elements of the vector in parallel by sending these elements through highly pipelined functional units with a fast clock.

A processor array is a vector processor that achieves parallelism by having a collection of identical synchronized processing elements, each of which executes the same instruction on different data, and which are controlled by a single control unit.

25

### **PROCESSOR ARRAY**

Each PE has a unique identifier, its processor id.

Each PE has a small local memory in which its own private memory can be stored.

- The data on which each PE operates is distributed along the PE's local memories at f start of the computation (provided it fits in!)
- The control unit, broadcasts the instruction to executed to the PEs.
- The PEs execute it on the data in the local memory, and can store the results in the local memories, or can return the result back to the CPU.
- The PEs are connected to each other through interconnection network, that allows them to interact data between each other as well.

A global result line is usually a separate, parallel bus that allows each PE to transmit values back to the CPU to be combined by a parallel, global operation, such as logical-and, logical-or, depending on the hardware support in the CPU.



### MULTIPROCESSORS

- A Computer with multiple CPUs and a shared memory.
- The same address generated on two different CPUs refer to the same memory location.
- Can be divided into two types: shared memory is physically in one place, and the other in which it is distributed among the processors.
- Centralized (Shared Memory) Multiprocessors:
- All processors have equal access to the physical memory.
- Called Uniform Memory Access (UMA) multiprocessor
- Distributed (Shared Memory) Multiprocessors:
- Shared access to a common memory through a bus limits number of CPUs
- Alternative is to attach separate memory modules to each processor
- All processors can access the memory modules attached to all other processors

27

28

## FLYNN'S TAXONOMY OF PARALLEL Computers

SISD: Single Instruction, Single Data (conventional uni-processor)

SIMD: Single Instruction, Multiple Data (Vector Processors, Processor Arrays)

MISD: Multiple Instruction, Single Data (Systolic Arrays)

MIMD: Multiple Instruction, Multiple Data (Multiprocessors)