

INTRODUCING THE SIMPLESCALAR TOOL SET


Chester Rebeiro

Embedded Lab

IIT Kharagpur

SimpleScalar Tool Set

- Modern processors are '*marvels of engineering*' and are increasingly difficult to evaluate
- SimpleScalar tool set provides a way to simulate processors built on the SimpleScalar architecture



Simulator Suite

3



-300 lines
-functional
-4+ MIPS

-350 lines
-functional
w/checks

-900 lines
-functional
-Lot of stats


-< 1000 lines
-functional
-Cache stats
-Branch stats

-3900 lines
-performance
-OoO issue
-Branch pred.
-Mis-spec.
-ALUs
-Cache
-TLB
-200+ KIPS


Performance

Detail


SimpleScalar Outorder Pipeline



Configurable Pipeline



Building Targets for the SimpleScalar



The ‘Hello World’ Example

- Write the c-program : ‘hello.c’
- Cross-compile it as follows:
 - `sslittle-na-sstrix-gcc hello.c`
 - This outputs ‘a.out’ compiled for simplescalar
- Obtain the default configuration of the simplescalar
 - `ssim-outorder --dumpconfig soo.cfg`
 - The default configuration is stored in the file `soo.cfg`
- Executing a.out
 - `ssim-outorder --config soo.cfg ./a.out`

Tracing the Pipeline

- produces detailed history of all insts executed, including:
 - instruction fetch, retirement, and pipeline stage transitions
 - supported by sim-outorder
 - enabled via the “-ptrace” option: `-ptrace <file> <range>`
 - useful for pipeline visualization, micro-validation, debugging
- example usage:


<code>-ptrace FOO.trc</code>	- trace everything to file <code>FOO.trc</code>
<code>-ptrace BAR.trc 100:5000</code>	- trace from inst 100 to 5000
<code>-ptrace UXE.trc :10000</code>	- trace until instruction 10000
- view with the `pipeview.pl` Perl script
 - it displays the pipeline for each cycle of execution traced
 - usage: `pipeview.pl <ptrace_file>`

Example ptrace Output

- example session:

```
sim-outorder -ptrace FOO.trc :1000 test-math  
pipeview.pl FOO.trc
```

- example output:



Viewing Control Hazards

```
int main(void)  
{  
    int i, s=0;  
    if (i != s)  
        goto skip;  
    for(i=0; i<5; ++i) s = s + i;  
skip:  
    return s;  
}
```

Generate assembly code by compiling as follows

```
$ sslittle-na-sstrix-gcc control.c -S  
And  
$sslittle-na-sstrix-objdump --disassemble  
control.c
```

Use 'not taken' branch prediction

```
lw      $2,16($fp)  
lw      $3,20($fp)  
beq   $2,$3,$L2  
j       $L3  
$L2:
```

Viewing Data Hazards

```
{  
    register int a,b,c,d;  
    a = A[10];  
    d = 1;  
  
    b = a + 1;  
    c = d + 1;  
  
    return b + c;  
}  
  
$w      $fp,16($sp)  
move   $fp,$sp  
jal    _main  
lw     $3,A+40  
li     $6,0x00000001  
addu  $4,$3,1  
addu  $5,$6,1  
addu  $7,$4,$5  
move   $2,$7  
j      $L1:  
$L1:
```

Viewing Structural Hazard

```
int main()  
{  
    register int s=0, s1=0;  
  
    s += 21;  
    s1 += 22;  
  
    return s + s1;  
}
```

Note the difference with
-res:alu 1 and -res:alu2

```
move   $4,$0  
addu  $3,$3,21  
addu  $4,$4,22  
addu  $5,$3,$4  
move   $2,$5  
j      $L1
```

Thank You