



Гhe M	licro Mip	s ISA	X		
Class	Instruction	Usage	Meaning	op	fi
Copy	Load upper immediate	lui rt, imm	$rt \leftarrow (imm, 0x0000)$	15	t
	Add	add rd,rs,rt	$rd \leftarrow (rs) + (rt)$	0	3
	Subtract	sub rd,rs,rt	$rd \leftarrow (rs) - (rt)$	0	3
Arithmetic	Set less than	slt rd,rs,rt	$rd \leftarrow if(rs) < (rd)$ then 1 else 0	0	4
	Add Immediate	addi rt <i>r</i> s,imm	$rt \leftarrow (rs) + imm$	8	
	Set Less than immediate	slti rt <i>,</i> rs,imm	$rt \leftarrow if(rs) < imm$ then 1 else 0	10	
	AND	and rd rs,rt	$rd \leftarrow (rs) \land (rt)$	0	3
	OR	or rd,rs,rt	$rd \leftarrow (rs) \lor (rt)$	0	3
Logic	XOR	xor rd,rs,rt	$rd \leftarrow (rs) \oplus (rt)$	0	3
	NOR	nor rd,rs,rt	$rd \leftarrow ((rs) \lor (rt))'$	0	3
	AND immediate	andi rt <i>r</i> s,imm	$rt \leftarrow (rs) \wedge imm$	12	
	OR immediate	ori rt <i>,</i> rs,imm	$rt \leftarrow (rs) \lor imm$	13	
	XOR immediate	xori rt,rs,imm	$rt \leftarrow (rs) \oplus imm$	14	
	Load Word	lw rt.imm(rs)	$rt \leftarrow mem[(rs) + imm]$	35	ſ
Memory Word	Store Word	sw rt,imm,(rs)	$mem[(rs) + imm] \leftarrow (rt)$	43	
	Jump	j L	goto L	2	
	Jump register	jr rs	goto (rs)	0	8
-	Branch on less than 0	bltz rs,L	if(rs) < 0 then go o L	1	
Control transfer	Branch on equal	beq rs,rt,L	if $(rs) = (rt)$ then go to L	4	
	Branch on not equal	bne rs.rt.,L	$if(rs) \neq (rt)$ then go o L	5	
	Jump and link	jal L	goto L; $31 \leftarrow (PC)+4$	3	
ſ.	System call	syscall	Associated with an OS system routine	0	1











Execution Steps for I-type ALU Instructions

- Contents of rs and immediate value in the instruction are forwarded as inputs to the ALU.
- □ Control the ALU to perform appropriate function.
- Result is stored in the register rt (rather than rd in case of R-type instructions).

Execution Steps for I-type Memory Instructions

- Add the contents of rs to signed extended immediate value in the instruction to form a memory address.
- Read from or write to the memory location computed thus.
- \Box In case of lw, place the result in rt.
- \Box In case of sw, copy the result from rt.





Handling the Branches

- The next address loaded into the program counter can be updated in various ways, depending on the type of instruction.
- □ Since, the addresses are always multiples of 4, the lower 2 bits are always 00.
- □ Hence, we consider the upper 30 bits, and consider how they can be updated.
- □ Thus, adding 4 to the PC value implies, that we are adding 1 to $(PC)_{31:2}$.











Performance of the Single Cycle Architecture

- □ The above design of control circuit is a stateless and combinational design.
- □ Each new instruction is read from the PC, and is executed in one single clock.
 - Thus CPI=1
- □ The clock cycle is determined by the longest instruction.



Obtaining better performance

- □ Note that the average instruction time is less, depends on the type of instruction, and their percentages in an application.
- Rtype 44% 6 ns No data cache Load 24% 8 ns Store 12% 7ns No register write-back Branch 18% 5ns Fetch+Register Read+Next-addr formation Jump 2% 3ns Fetch + Instruction Decode Weighted average = 6.36 ns
 So, with a variable cycle time implementation, the performance is 157 MIPS
 However, this is not possible. But we see that a single cycle implementation has a poor performance.

