

The Instruction Set Architecture (ISA): From CISC to RISC



- □ The ISA for MIPS was simple.
- □ Instead, we can have more complex instructions.
 - Complex Instruction Set Computers (CISC)
 - Motivation for designing CISC ISA is to provide an ISA that supports the complex operations and data structures of high level languages (HLLs).





Characteristi cs	CISC		RISC
	VAX 11/780	Intel 486	MIPS R4000
Number of Instructions	303	235	94
Addressing Modes	22	11	1
Instruction Size (bytes)	2-57	1-12	4
Number of general purpose registers	16	8	32

The Problems of CISC: Why RISC?

- Limited Usage of the Complex Instructions: Complex instructions were used much lesser than expected.
 - Like, sortup reg1, reg2 is a complex instruction to arrange the array from address stored in reg1 to reg2 in a non-descending order is used quite less. Further, the corresponding way of doing the sort hardwired may not be the best way of doing so (the best sorting depends on the type of data).



The Problems of CISC: Why RISC?

- Few Data Types: CISC ISA tends to have a variety of data structures, from simple data types to complex data structures.
- Beneficial to design a system that supports simple data types efficiently, and from which the complex data types can be synthesized.



Large Register Sets

- □ Several researchers have studied the procedure calls in HLLs.
- □ Study shows that C programs have 12 to 15% call/return instructions.
- \Box Of machine language instructions, it is around 30%.
- Call/return instructions have around 50% memory references: memory is used for local variables, parameters, storing activation record.
- □ Thus it is important to have proper support for call/return instructions.



Missing Addressing Modes in MIPS

- □ Index Addressing: Based addressing that we have seen in the MIPS ISA, has a register storing the base address, and an immediate value which is the offset.
- □ The reverse is also possible, that is the base is specified by an immediate value (and is constant), while the variable index is the content of a register: the register is called index register.
- □ When the immediate part is 0, the computed address is the same as the value in the base register.
 - This is also called as register index addressing mode: memory is indirectly obtained from a register.
- □ Some early computers had more than one index registers:
 - the content of one of the index registers is added to the base address, which is either directly specified or indirectly specified.



Summary of addressing modes

- □ Implied
- □ Immediate
- □ Register
- □ Base
- □ PC-relative
- □ Pseudo-indirect
- \Box Index
- □ Indirect
 - Often a complex instruction can be expressed through simple addressing modes.







A Single Instruction Processor

- \square How much can we simplify?
- *"Make things* as *simple* as possible, *but not simpler."* Albert Einstein
- □ What is the ultimate RISC processor?
 - URISC
- □ If we neglect the input/outpu, interrupts, scheduling, and other such operations, for computations a single instruction is sufficient!
- □ Thus extra instructions are added, only for performance.



The URISC instruction

subtract operand1 from operand2, replace operand2 with the result, and jump to target address in case of negative result

label: urisc dest, src1, target

Note, that the opcode is not needed.

Exiting the program

- □ The convention will be that the program execution starts at the memory location 1.
- □ Branching to memory location 0, terminates the program.
- We use the assembler directive, .word to name and initialize one word of memory to be used as an operand
 - stop: .word 0

URISC program for move

```
stop: .word 0
start: urisc dest,dest,+1 #dest = 0
urisc src,temp,+1 #temp=-(src)
urisc temp,dest,+1 #dest=-(temp)
...
```

Assignments

- \square ex1: uadd dest,src1,src2
- □ ex2: uswap src1,src2
- □ ex3: uj label
- □ ubge: src1, src2, label #if (src1)≥(src2), goto label
- □ ubeq: src1,src2,label #if (src1)=(src2), goto label

Use at1 and at2 as temporary registers for the assembler.

uadd

urisc at1, at1, +1 #at1 = 0 urisc src1,at1,+1 #at1 = -(src1) urisc src2,at1,+1 #at1 = -(src1)-(src2) urisc dest,dest,+1 #dest=0 urisc at1,dest,+1 #dest = -(at1)=(src1)+(src2)











Machine Level Interpretation

*****<L> : <A>, , <P>

L: Instruction Label

P: Jump Target Label

A,B: References to the memory where the

operands are located.



Example Programs

♦MOVE(A,B) // B ← A Assumes T0 is set 0 MOV0: B,B, MOV1 MOV1: A,T0, MOV2 MOV2: T0,B, END END: ...

*JUMP(Target) // Unconditional Jump JUMP:T0,T0,Target

*BEQ(A,Target) //Assumes T0 == 0 // IF A == 0 Then PC = Target BEQ0:A,T0,BEQ2 BEQ1:T0,T0, END BEQ2:T0,T0, BEQ3 BEQ3:T0,A, Target END: ...

























Optimal Architectures

*Class of optimal architectures can be thought of as a surface in a multidimensional computer design space

☆Taking typical axes of the space to be processor complexity the program size for some benchmark, and the memory traffic required to execute that benchmark, it's clear that URISC fares worse than any other architecture

Optimal Architectures

♦ The minimal ultimate RISC can only be proven to be suboptimal if a processor can be found that is better when measured along at least one axis of the design space while being no worse along any other axes.

Work on URISC

Steve Loughran formally defined, designed and built a 32-bit variant of this architecture as his final-year project at Edinburgh University in 1989

Adam Donlin has proposed using an Ultimate RISC as a host for a dynamically reconfigurable FPGA coprocessor in "Self Modifying Circuitry -- A Platform for Trackable Virtual Circuitry" in *Proceedings of FPL the 9th International Workshop, FPL⁹⁹*, Springer-Verlag, ISSN 0302-9743, Aug 1999.

