

SPACE 2012, Chennai, India, November 2-3

Performance and Security Evaluation of AES S-Boxbased Glitch PUFs on FPGAs

Dai Yamamoto Fujitsu Laboratories Ltd., Japan KU Leuven, Belgium

> Collaborators: Gabriel Hospodar, Roel Maes, Ingrid Verbauwhede (KU Leuven, Belgium)

Introduction

Semiconductor counterfeiting has recently boomed

- Huge threat for companies
	- o Technologically
	- o Financially

• Call for solutions

BBC NEWS TECHNOLOGY

[http://www.bbc.co.uk/news/tec](http://www.bbc.co.uk/news/technology-17665527) [hnology-17665527](http://www.bbc.co.uk/news/technology-17665527)

Fake semiconductors 'could cause tragedy'

The number of fake memory chips and processors in use has tripled since 2009, suggests a report.

The report, compiled by semiconductor analyst IHS iSuppli, said fakes were found in phones, computers, military hardware, cars and hospital equipment.

The analyst said the fakes were turning up in so many places that they might soon put lives at risk

Fakes are turning up in more and more gadgets, warns iSuppli

The military and aerospace firms were the most likely to be using fakes, it said.

Chip police

More than 1,363 fakes were reported in 2011, said the report, and threatened to dent a market worth more than \$169bn (£109bn) a year.

Why is Counterfeiting Serious?

- Monetary damage for honest manufacturers
	- \circ Customers buy counterfeits \rightarrow drop in sales \rightarrow drop in revenues
	- o Costs increase due to extra security analyses
- Losing the trust of customers
	- o Mistaking the fake with the original
	- o Counterfeit often has poorer quality
- Increase risks of life-threatening accidents
	- o Electric vehicles, medical devices, smart grid, etc.

KU LEUVEN

- Anti-counterfeiting technologies are specifically required
	- PUF (Physically Unclonable Function)

SPACE 2012: Dai Yamamoto et al. $3/25$ Performance and Security Evaluation of Glitch PUFs

PUF: Physically Unclonable Eunction

• Focus on PUFs on LSIs: Silicon PUFs

• Outputs depend on process variations of each individual LSIs

- o Slight differences of wire/gate delays, drive capability, etc.
- o Responses ideally NOT predictable
- Counterfeiting and modeling PUFs is quite difficult
	- o Encryption keys can be derived from PUF responses

Motivation (1/2)

- Two types of PUFs:
	- o Memory-based PUFs
		- SRAM-PUFs, Latch PUFs, Butterfly PUFs, Flip-flop (FF) PUFs, etc.
	- o Delay-based PUFs
		- Ring-oscillator PUFs, Arbiter PUFs, **Glitch PUFs**, etc.
- Developers' self-evaluation is valuable, but they may...
	- o Overstate good results
	- o Understate undesirable results
- Third-party evaluation is very important
	- o Independent verification of claims about proposed PUFs
	- o Results contribute for practical usability assessment of new PUFs

Motivation (2/2)

- Third party evaluation of AES S-Box-based Glitch PUFs
	- o Suzuki et al. at CHES 2010 ("developers")
- AES S-Box-based Glitch PUFs (GPUFs)
	- o One of the most feasible and secure delay-based PUFs
	- o Resistance against machine learning attacks
	- o Not evaluated by the community yet

Overview

- Performance and Security evaluation of GPUFs
	- o Performance: **Reliability** and Uniqueness
	- Security: How difficult is GPUF response prediction?
- **Contributions**
	- $[1]$ # CRPs = 2^{19} (not 2^{11})
	- [2] Low robustness against voltage variation
		- Reliability (response error rate: RER)
			- Ours $\approx 35\%$, Developers' $\approx 10\%$
	- [3] Weak challenges \rightarrow easily predictable responses
		- Potential vulnerability against machine learning attacks
- **Conclusion**
	- o GPUFs present almost no PUF-behavior

Table of Contents

- **Background**
	- o PUF performance: Reliability
	- o GPUF
- Contributions

[1] Number of CRPs is 2^{19} , instead of 2^{11} [2] Performance: Low robustness against voltage variation [3] Weak challenges leading to more easily predictable responses

• Summary / Future work

Table of Contents

- Background
	- o PUF performance: Reliability
	- o GPUF
- Contributions

[1] Number of CRPs is 2^{19} , instead of 2^{11} [2] Performance: Low robustness against voltage variation [3] Weak challenges leading to more easily predictable responses

• Summary / Future work

Reliability (Response Error Rate)

- Consistency of responses generated by the same challenges
	- o Mean of Hamming distances (HDs) between a reference and n-times measurements

- **High reliability = low RER (ideally HD=0)**
- Important to keep high reliability in various conditions

GPUF

- Glitch: A pulse of short duration
	- o Occurring before the signal settles to a value

• GPUF

- o Using an AES S-Box as a glitch generator
	- **Based on composite Galois Field**
- \circ A toggle FF (TFF) outputs "1" if the parity of the # of glitches is odd
- o Challenge: 11 bits, Response: 1 bit

SPACE 2012: Dai Yamamoto et al. 11/25 Performance and Security Evaluation of Glitch PUFs

Table of Contents

- Background
	- o PUF performance: Reliability
	- o GPUF
- **Contributions**

[1] Number of CRPs is 2^{19} , instead of 2^{11} [2] Performance: Low robustness against voltage variation [3] Weak challenges leading to more easily predictable responses

• Summary / Future work

o No reason in their paper

• Glitches: 8-bit challenge changes from $C_{\rm p}$ to $C_{\rm c}$

Developers evaluated 2¹¹

^o *C*^p affects glitches

CRPs

- Challenge is 19 bits
	- 8-bit C_p , 8-bit C_c , 3-bit 2nd C

1st Contribution 2 nd Contribution 3rd Contribution

SPACE 2012: Dai Yamamoto et al. 13/25 Performance and Security Evaluation of Glitch PUFs

No reason in their paper

• Glitches: 8-bit challenge changes from $C_{\rm p}$ to $C_{\rm c}$

Developers evaluated 2¹¹

^o *C*^p affects glitches

CRPs

- Challenge is 19 bits
	- 8-bit *C*_p, 8-bit *C*_c, 3-bit 2nd *C*

8-bit

Data

Register

SPACE 2012: Dai Yamamoto et al. 13/25 Performance and Security Evaluation of Glitch PUFs

1st Contribution 2nd Contribution

3rd Contribution

Performance Evaluation of GPUFs

1st Contribution 2nd Contribution 3rd Contribution

- Original performance results are insufficient
	- \circ Developers evaluated only a subset (2¹¹) of all CRPs (2¹⁹)
- Evaluating performance of GPUFs using all CRPs (2¹⁹)
	- Reliability in various voltage conditions
	- o Relation between reliability and challenges: HD(C_p, C_c)
- FPGA-based evaluation
	- Custom-made FPGA board
		- GPUF on FPGAs
		- Varying core voltages
		- 20 replaceable FPGAs

SPACE 2012: Dai Yamamoto et al. 14/25 Performance and Security Evaluation of Glitch PUFs

Robustness in Various Voltages

- RER in 1.14V, 1.20V, and 1.26V
- Our RER is much higher than the developers'
	- Ours $\approx 35\%$ (Low robustness!!), Developers' $\approx 10\%$
- Reason: Number of evaluated CRPs
	- \circ Result of 2¹¹ CRPs satisfying HD(C_p , C_c) = 1, LSB is different bit

1st Contribution 2nd Contribution 3rd Contribution

SPACE 2012: Dai Yamamoto et al. 15/25 Performance and Security Evaluation of Glitch PUFs

RER vs HD(C_p **,** C_c **)**

1st Contribution 2nd Contribution 3rd Contribution

- RER strongly depends on $HD(C_p, C_c)$
	- o Small $HD(C_p, C_c) \rightarrow low RER$
	- Small number of challenge-bit transitions \rightarrow little influence on glitches
- Appropriate CRPs selection needed→ higher design cost
- $RER > 15\% \rightarrow$ error correcting with large redundant data Response Response Error Rate (%) 40 1.26V 30 1.14V $\begin{array}{|c|c|c|}\n\hline\n\text{SO} & \text{C3} & \text{20} & \text{C2} & \text{21} & \text{22} & \text{23} & \text{24} & \text{25} & \text{26} & \text{27} & \text{28} & \text{29} & \text{20} & \text{20} & \text{21} & \text{21} & \text{22} & \text{23} & \text{24} & \text{25} & \text{26} & \text{27} & \text{28} & \text{28} & \text{29} & \text{20} & \text{20} & \text{21} &$ 15% line 1.20V $HD(C_p, C_c)$

RER vs HD(C_p **,** C_c **)**

1st Contribution 2nd Contribution 3rd Contribution

- RER strongly depends on $HD(C_p, C_c)$
	- o Small $\mathsf{HD} (C_{\mathsf{p}},\, C_{\mathsf{c}})\to \mathsf{low}\ \mathsf{RER}$
	- Small number of challenge-bit transitions \rightarrow little influence on glitches
- Appropriate CRPs selection needed→ higher design cost

 $\frac{1}{2}$ AES S-Box-based GPUF present almost no PUF-behavior since reliability is quite low for different voltages

Security Evaluation of GPUFs

- # glitches from 6th S-Box bit
- Horizontal lines (= 16 Weak challenges)
	- o 16 C_c leading to almost no glitches regardless of C_p
	- o Attackers can predict such responses more easily than other ones
	- o Machine learning attacker could benefit from these correlations

KU LEUVEN

1st Contribution 2 nd Contribution 3rd Contribution

Why such weak challenges exist?

- AES S-Box (composite field) consists of 3 sub-modules
	- o Input / output of S-Box: *x* and *y*
	- o Input / output of GF inverter: *a* and *b*
- **Our Goal**
	- To find special values of x yielding $y[6] =$ zero

Step1: Combination module

- $y[6] = -b[4] \oplus b[5] \oplus b[6] \oplus b[7]$
	- y[6] depends only on the upper 4 bits of *b*

Step2: GF inverter (1/2)

- The upper 4 bits of b satisfy:
	- $b[7] = th[0] \oplus th[1] \oplus th[3] \oplus th[4]$
	- $b[6] = th[0] \oplus th[2] \oplus th[3] \oplus th[5]$
	- \circ *b*[5] = *tn*[0] \oplus *tn*[1] \oplus *tn*[7] \oplus *tn*[8]
	- $b[4] = th[0] \oplus th[2] \oplus th[6] \oplus th[7]$
- *tn* is a 9-bit internal variable in the GF inverter

1st Contribution 2 nd Contribution 3rd Contribution

SPACE 2012: Dai Yamamoto et al. 20/25 Performance and Security Evaluation of Glitch PUFs

Step2: GF inverter (2/2)

1st Contribution 2 nd Contribution 3rd Contribution

• *tn* satisfies:

tn[8] = (*v*[3]) & (*a*[7]) $tn[7] = (v[2] \oplus v[3])$ & $(a[6] \oplus a[7])$ *tn*[6] = (*v*[2]) & (*a*[6]) $tn[5] = (v[1] \oplus v[3])$ & $(a[5] \oplus a[7])$ $tn[4] = (v[0] \oplus v[1] \oplus v[2] \oplus v[3])$ & $(a[4] \oplus a[5] \oplus a[6] \oplus a[7])$ $tn[3] = (v[0] \oplus v[2])$ & $(a[4] \oplus a[6])$ *tn*[2] = (*v*[1]) & (*a*[5]) *tn*[1] = (*v*[0] \oplus *v*[1]) $\qquad 8 \cdot |(a[4] \oplus a[5])$ *tn*[0] = (*v*[0]) & (*a*[4])

• If *a***[7:4] are zero**, then no glitch is expected in *y*[6]

SPACE 2012: Dai Yamamoto et al. 21/25 Performance and Security Evaluation of Glitch PUFs

- ... matching the 16 horizontal lines
	- 150 Easily predictable responses due to almost no glitches

Step3: isomorph *δ*

- Our goal
	- To find special values of *x* yielding $a[7:4] =$ zero
- 16 patterns of x (weak challenges C_c regardless of C_p)...
	- o 0,1,80,81,12,13,92,93, 224,225,176,177, 236,237,188,189

50

100

 250

 $\,$ 8 $\,$

 $\mathfrak z$

Table of Contents

- Background
	- o PUF performance: Reliability
	- o GPUF
- Contributions

[1] Number of CRPs is 2^{19} , instead of 2^{11}

[2] Performance: Low robustness against voltage variation

[3] Weak challenges leading to more easily predictable responses

• Summary / Future work

KU LEUVEN

SPACE 2012: Dai Yamamoto et al. 23/25 Performance and Security Evaluation of Glitch PUFs

Summary

- Goal
	- **Performance and Security evaluation of GPUFs**
- Contributions
	- Number of CRPs is not 2^{11} but 2^{19}
	- o Clarify Reliability of GPUFs
		- Low robustness against voltage variation
		- Reliability strongly depends on $HD(C_p, C_c)$
	- o 16 weak challenges leading to more easily predictable responses
- Conclusion
	- GPUFs should not use AES S-Box as a glitch generator
- Future work
	- o ASIC Evaluation of GPUFs
	- o Proposing an alternative glitch generator for GPUFs

Thank you very much

SPACE 2012: Dai Yamamoto et al. 25/25 Performance and Security Evaluation of Glitch PUFs