

# A Novel Circuit Design Methodology to Reduce Side Channel Leakage

02.11.2012

Ruhr-Universität Bochum

Analogue Integrated Circuits Research Group

Andreas Gornik, Ivan Stoychev and Jürgen Oehm




# Contents

- 1 Introduction
- 2 Analytical Concept
- 3 Methodology
- 4 Evaluation Results
- 5 Improvement of a Logic Gate
- 6 Conclusion & Outlook

# Introduction

## Design Levels for Countermeasures Against Side-Channel Leakage



# Contents


- 1 Introduction
- 2 Analytical Concept
- 3 Methodology
- 4 Evaluation Results
- 5 Improvement of a Logic Gate
- 6 Conclusion & Outlook

# How can the Leakage be Measured? (1)

Normalized Energy Deviation (NED) [2]:

$$NED = \frac{\max(\text{energy/cycle}) - \min(\text{energy/cycle})}{\max(\text{energy/cycle})}$$

- Compares minimum/maximum energy in one cycle
  - ⇒ Only suitable for dynamic (pre-charge) logic
- If extended to more than one cycle, only maximum and minimum energy are compared
  - ⇒ All values in between are ignored




# How can the Leakage be Measured? (2)

Normalized Standard Deviation (NSD) [2]:

$$NSD = \frac{\sigma}{\mu}$$


- Analyzes several clock cycles
- Based on the standard deviation  $\sigma$ 
  - ⇒ Cannot show the absolute difference between transitions
  - ⇒ Switching activity of the analyzed circuit changes results
- Standard deviation  $\sigma$  is divided by mean  $\mu$ 
  - ⇒ Large mean (generated by e.g. static current consumption) can falsify results



# How can the Leakage be Measured? (3)

- Only dynamic current is considered  
⇒ Static current cannot falsify results
- Dynamic current that flows into a circuit:

$$\text{flow}(X \rightarrow Y) = \int_{t_0}^{t_0+T} |I_{\text{dyn}}| dt$$



# Transition Matrix

- Matrix for all possible transitions for a 2 input gate:

$$\mathbf{T} = \begin{pmatrix} 0 \rightarrow 0 & 0 \rightarrow 1 & 0 \rightarrow 2 & 0 \rightarrow 3 \\ 1 \rightarrow 0 & 1 \rightarrow 1 & 1 \rightarrow 2 & 1 \rightarrow 3 \\ 2 \rightarrow 0 & 2 \rightarrow 1 & 2 \rightarrow 2 & 2 \rightarrow 3 \\ 3 \rightarrow 0 & 3 \rightarrow 1 & 3 \rightarrow 2 & 3 \rightarrow 3 \end{pmatrix}$$

- Example:  $3 \rightarrow 2$  stands for  $\begin{pmatrix} A \\ B \end{pmatrix} = \begin{pmatrix} 1 \\ 1 \end{pmatrix} \rightarrow \begin{pmatrix} 1 \\ 0 \end{pmatrix}$
- Gates with 3 input signals:  $8 \times 8$  matrix
  - ⇒ Hard to compare all transitions with each other
  - ⇒ Metric must be extended



# Verbosity and Relative Verbosity (RV)

- Difference between two current peaks:

$$\text{verbosity} = \frac{1}{T} \cdot \int_{t_0}^{t_0+T} \left| |I_{\text{dyn},1}| - |I_{\text{dyn},2}| \right| dt$$

- Relative (normalized) verbosity of two current peaks:

$$RV = \frac{\int_{t_0}^{t_0+T} \left| |I_{\text{dyn},1}| - |I_{\text{dyn},2}| \right| dt}{\int_{t_0}^{t_0+T} \left( |I_{\text{dyn},1}| + |I_{\text{dyn},2}| \right) dt}$$

# Total Relative Verbosity (TRV)


- Verbosity of all possible combinations of transitions:

$$TRV = \frac{1}{N} \cdot \sum_{i=1}^{n-1} \sum_{k=i}^{n-1} \frac{\int_{t_0}^{t_0+T} \left| |I_{\text{dyn},i}| - |I_{\text{dyn},k+1}| \right| dt}{\int_{t_0}^{t_0+T} \left( |I_{\text{dyn},i}| + |I_{\text{dyn},k+1}| \right) dt}$$

- $N$ : number of all possible combinations of transitions
- $n$ : number of all possible combinations of input signals


# Contents

- 1 Introduction
- 2 Analytical Concept
- 3 Methodology**
- 4 Evaluation Results
- 5 Improvement of a Logic Gate
- 6 Conclusion & Outlook




[1]

# Test Circuit for Logic Gates



# Structure of the Used Evaluation Script



- Only simulators with equally spaced time steps can be used
- Script output: *TRV* and transition matrix **T**

# Contents

- 1 Introduction
- 2 Analytical Concept
- 3 Methodology
- 4 Evaluation Results**
- 5 Improvement of a Logic Gate
- 6 Conclusion & Outlook

# Evaluation Results

| logic circuit | <i>TRV</i> / dB |         |         |
|---------------|-----------------|---------|---------|
|               | CMOS            | STSCl   | CRSABL  |
| 2 input NAND  | -5.255          | -8.992  | -22.655 |
| 2 input NOR   | -5.031          | -8.995  | -23.129 |
| AO21          | -6.730          | -7.780  | -24.374 |
| AO31          | -7.678          | -7.394  | -26.495 |
| MAOI          | -7.896          | -8.461  | -25.047 |
| MOAI          | -7.785          | -8.484  | -25.894 |
| S-Box         | -7.956          | -10.167 | -27.014 |


[1]



# Contents

- 1 Introduction
- 2 Analytical Concept
- 3 Methodology
- 4 Evaluation Results
- 5 Improvement of a Logic Gate**
- 6 Conclusion & Outlook


# Asymmetric 2 Input STSCL NAND



$$\mathbf{T} = \begin{pmatrix} 0 & 0.59 & 2.34 & 3.57 \\ 0.54 & 0 & 2.58 & 3.25 \\ 2.15 & 3.93 & 0 & 3.22 \\ 3.69 & 2.20 & 2.98 & 0 \end{pmatrix} \cdot 10^{-7}$$

$$TRV_{\text{asym}} = -6.81 \text{ dB}$$


# Asymmetric 2 Input STSCL NAND



$$\mathbf{T} = \begin{pmatrix} 0 & 0.59 & 2.34 & 3.57 \\ 0.54 & 0 & 2.58 & 3.25 \\ 2.15 & 3.93 & 0 & 3.22 \\ 3.69 & 2.20 & 2.98 & 0 \end{pmatrix} \cdot 10^{-7}$$

$$TRV_{\text{asym}} = -6.81 \text{ dB}$$

# Asymmetric 2 Input STSCL NAND




$$\mathbf{T} = \begin{pmatrix} 0 & 0.59 & 2.34 & 3.57 \\ 0.54 & 0 & 2.58 & 3.25 \\ 2.15 & 3.93 & 0 & 3.22 \\ 3.69 & 2.20 & 2.98 & 0 \end{pmatrix} \cdot 10^{-7}$$

$$TRV_{\text{asym}} = -6.81 \text{ dB}$$

$$\begin{pmatrix} A \\ B \end{pmatrix} = \begin{pmatrix} 1 \\ 0 \end{pmatrix} \leftrightarrow \begin{pmatrix} 0 \\ 1 \end{pmatrix}$$

# Output-Symmetric 2 Input STSCL NAND




$$\mathbf{T} = \begin{pmatrix} 0 & 0.56 & 2.81 & 3.39 \\ 0.51 & 0 & 2.81 & 3.08 \\ 2.20 & 2.76 & 0 & 2.90 \\ 3.30 & 2.86 & 2.90 & 0 \end{pmatrix} \cdot 10^{-7}$$

$$TRV_{\text{asym}} = -6.81 \text{ dB}$$

$$TRV_{\text{osym}} = -7.13 \text{ dB}$$

[1]

# Symmetric 2 Input STSCL NAND



[1]

# Symmetric 2 Input STSCL NAND

Transition matrix:

$$\mathbf{T} = \begin{pmatrix} 0 & 1.04 & 1.02 & 3.11 \\ 0.97 & 0 & 2.31 & 2.67 \\ 0.97 & 2.32 & 0 & 2.67 \\ 3.10 & 2.23 & 2.21 & 0 \end{pmatrix} \cdot 10^{-7}$$

$$TRV_{\text{asym}} = -6.81 \text{ dB}$$

$$TRV_{\text{osym}} = -7.13 \text{ dB}$$

$$TRV_{\text{sym}} = -8.99 \text{ dB}$$

# Contents

- 1 Introduction
- 2 Analytical Concept
- 3 Methodology
- 4 Evaluation Results
- 5 Improvement of a Logic Gate
- 6 Conclusion & Outlook**



# Conclusion & Outlook

## Conclusion:

- New methodology is able to characterize side channel leakage on the transistor level
  - For a gate: TRV
  - For a transition: transition matrix
- Results show the same tendency for leakage as other methodologies
- Methodology helps circuit designers to fine-tune circuits

## Outlook:

- Extend methodology for non constant power supply
- Take mismatch effects into account

Thank you for your attention.

- [1] Gornik, A., Stoychev, I., Oehm, J.:  
A Novel Circuit Design Methodology to Reduce Side Channel Leakage.  
In Bogdanov, A., Sanadhya, S., eds.: Security, Privacy, and Applied Cryptography Engineering. Lecture Notes in Computer Science. Springer Berlin Heidelberg (2012) 1–15
- [2] Kris Tiri, Moonmoon Akmal, Ingrid Verbauwhede:  
A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards.  
In: Proceedings of the 29th European Solid-State Circuits Conference - ESSCIRC 2002. (2002) 403–406